Rocktech Displays Limited 磐石电子有限公司



Module P/N: <u>RK032ML05</u>

Version: 1.1

Description : 3.2 inch TFT 240*400 Pixels With LED backlight

TEL: <u>0086-755-26065260</u>

Fax: <u>0086-755-26065261</u>

E-mail: <u>Sales@rocktech.com.hk</u>

Web: <u>www.rocktech.com.hk</u>



Revision History

Date	Rev.	Page	Description
03/01/2011	1.1	All	First issue



CONTENTS

- GENERAL FEATURES
- ABSOLUTE MAXIMUM RATINGS
- ELECTRICAL SPECIFICATIONS
- OPTICAL SPECIFICATIONS
- BLOCK DIAGRAM
- PIN DESCRIPTION
- TIMING CHARACTERISTICS
- OUTLINE DIMENSION
- RELIABILITY AND INSPECTION STANDARD
- PRECAUTIONS



1. General Features

Item	Spec	Remark
Display Mode	Normally White transmissive	
Gray Scale Inversion Direction	6 O'CLOCK	
Input Signals	8/16/18 bit	
Outline Dimensions	47.6(H) x 80.9(W) x2.6(D) Max.	
Active Area	41.76 mm(H)×69.6mm(W)	
Number of Pixels	240 $ imes$ RGB $ imes$ 400 Pixels	
Dot Pitch	0.174mm(H) ×0.174mm(W)	
Pixel Arrangement	RGB Vertical stripes	
Drive IC	HX8352-A	



2. Absolute Maximum Ratings

The following are maximum values which, if exceeded may cause operation or damage to the unit.

ITEM	Sym.	Min.	Тур.	Max.	Unit	Remark
Power for Circuit Driving	Vcc	-0.3	-	4.6	V	
Power for Circuit Logic	VIOvcc	-0.3	-	4.6	V	
Storage Humidity	H _{ST}	10	-		%RH	
Storage Temperature	T _{ST}	-30	-	80	°C	At
Operating Ambient Humidity	H _{OP}	10	-		%RH	25±5 ℃
Operating Ambient temperature	T _{OP}	-20	-	70	°C	



3. Electrical Specification

3.1 Driving TFT LCD Panel

lt	em	Sym.	Min	Тур.	Max	Unit	Note
Power for (VCC	2.5	2.8	3.3	V		
Power for Circuit Logic		IOVCC	1.65	1.8	3.3	V	
Logic Input	Low Voltage	VIL	-0.3	-	0.3IOVcc	V	
Voltage	High Voltage	Vін	0.7IOVcc	-	IOVcc	V	
Logic Output	Low Voltage	Vol	0	-	0.2IOVcc	V	
Voltage	High Voltage	Vон	0.8IOVcc	-	-	V	
Power	Black Mode	Pb	T.B.D	T.B.D	T.B.D	mW	
Consumption	Standby Mode	Pw	T.B.D	T.B.D	T.B.D	mW	

3.2 Driving Backlight

Item	Sym.	Min	Тур.	Max	Unit	Note
Backlight driving voltage	VF	3.0	3.2	3.4	V	
Backlight driving current	lf	-	80	80	mA	
Backlight Power Consumption	WBL	-	256	-	mW	
Lift Time	-	10,000	20,000	-		Note 3

Note 1: (Unless specified, the ambient temperature Ta=25°C)

Note 2: The recommended operating conditions refer to a range in which operation of this product is guaranteed. Should this range is exceeded, the operation cannot be guaranteed even if the values may be without the absolute maximum ratings.

Note 3: If LED is driven by high current, high ambient temperature & humidity condition. The life time of LED will be reduced. Operating life means brightness goes down to 50% initial brightness. Typical operating life time is estimated data.



4.Optical Specifications

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 500mm from the LCD surface at a viewing angle of Φ and θ equal to 0° .

ltem	Sum		Values		Unit	Note	
item	Sym.	Min.	Тур.	Max.	Unit	NOLE	
1)Contrast Ratio	C/R	300	400	-		FIG.1	
2)Module Luminance	L	200	240	-	cd/m ²	FIG.1	
3)Response time	Tr+Tf	-	25	40	ms	FIG.2	
	θτ	30	40	-			
4)Viewing Angle	θ_{B}	50	60	-	Dograa	FIG.3	
4) Viewing Angle	θ_{L}	50	60	-	Degree	110.5	
	θ_{R}	50	60	-			
	Wx	0.287	0.302	0.317			
	Wy	0.324	0.339	0.354			
	Rx	0.605	0.620	0.635			
5)Chromaticity	Ry	0.316	0.331	0.346			
5)Chromaticity	Gx	0.272	0.287	0.302			
	Gy	0.568	0.583	0.598			
	Bx	0.124	0.139	0.154			
	Ву	0.148	0.163	0.178			



Measurement System

Notes:


1. Contrast Ratio(CR) is defined mathematically as : Surface Luminance with all white pixels

Contrast Ratio = -----

Surface Luminance with all black pixels

- 2. Surface luminance is the center point across the LCD surface 500mm from the surface with all pixels displaying white. For more information see FIG 1.
- 3. Response time is the time required for the display to transition from white to black (Rising Time, Tr) and from black to white (Falling Time, Tf). For additional information see FIG 2.
- 4. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 3.

FIG. 1 Optical Characteristic Measurement Equipment and Method



Item	Photo detector	Field	
Contrast Ratio			
Luminance		1°	
Chromaticity	SR-3A		
Lum Uniformity			
Response Time	BM-7A	2°	



FIG. 2 The definition of Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".

Response Time = Rising Time(Tr) + Falling Time(Tf)

- Rising Time(Tr) : Full White 90% \rightarrow Full White 10% Transmittance.
- Falling Time(Tf) : Full White 10% \rightarrow Full White 90% Transmittance.






FIG. 3 The definition of Viewing Angle

Use Fig. 1(Test Procedure) under Measurement System to measure the contrast from the measuring direction specified by the conditions as the following figure.





5.Block Diagram





6.Pin Description

Item	Terminal	Functions
1	GND	Ground
2	YD	NC
3	XR	NC
4	YU	NC
5	XL	NC
6	GND	Ground
7	BS1	Interface Selection, note 1
8	BS0	Interface Selection, note 1
9	FMARK	NC
10	PWM-OUT	Backlight on/off control pin
11	LCD_ID	ID pin,2.783V(under typical input voltage 2.8V)
12	RESET	RESET PIN
13	DB17	DATA input BUS
14	DB16	DATA input BUS
15	DB15	DATA input BUS
16	DB14	DATA input BUS
17	DB13	DATA input BUS
18	DB12	DATA input BUS
19	DB11	DATA input BUS
20	DB10	DATA input BUS
21	DB9	DATA input BUS
22	DB8	DATA input BUS
23	DB7	DATA input BUS
24	DB6	DATA input BUS
25	DB5	DATA input BUS
26	DB4	DATA input BUS
27	DB3	DATA input BUS
28	DB2	DATA input BUS
29	DB1	DATA input BUS
30	DB0	DATA input BUS
31	RD	Read Data Input PIN

Rocktech

32	WR	Write Data Input PIN
33	RS	Register select Signal
34	CS	Chip Select Input PIN
35	GND	Ground
36	IOVCC	Power supply for input Pins
37	VCC	Power supply
38	NC	NC
39	LED K4	Backlight Cathode LED K4
40	LED K3	Backlight Cathode LED K3
41	LED K2	Backlight Cathode LED K2
42	LED K1	Backlight Cathode LED K1
43	LED A	Backlight Cathode LED K1
44	GND	Ground

Note 1: Interface selection

BS1	BS0	Interface Mode	DB Pins
0	0	16-bit bus interface,80-system, 65K-color	D15-D0: Data ; D17-D16: Unused
0	1	16-bit bus interface,80-system, 262K-color	D15-D0: Data ; D17-D16: Unused
1	0	18-bit bus interface,80-system, 262K-color	D17-D0: Data
1	1	8-bit bus interface,80-system, 262K-color	D7-D0: Data ; D17-D8: Unused



7.Timing Characteristics 7.1. Interface timing chart and Characteristics

Note: Please refer toHimax's HX8352-Adata sheet for more details.

Himax's HX8352-A INTERFACE PROTOCOL

80 system CPU interface




Figure 7. 1 Parallel Interface Characteristics (8080-series MPU)

(VSS	A=0V, IO	VCC=1.65V to 3.3V, VCC=2.3V 1	TO 3.3	, VCI=	2.3V t	to 3.3V, $T_A = -30$ to 70°C)
Signal	Symbol	Parameter	Min.	Max.	Unit	Description
DNC SCL	tast	Address setup time	s10		ns	-
DINO_DOL	t AHT	Address hold time (Write/Read)	10	20	113	
	tcHw	Chip select "H" pulse width	0			
	tcs	Chip select setup time (Write)	35			
NCS	trcs	Chip select setup time (Read ID)	/ 100		ns	
1005	trosfm	Chip select setup time (Read FM)	100	<u></u>	115	-
	tosr	Chip select wait time (Write/Read)	10			
2	tcsн	Chip select hold time	10			
	twc	Write cycle	100			
NWR_RNW	twrn	Control pulse "H" duration	20		ns	-
	twe	Control pulse "L" duration	20			
~	tro	Read cycle (ID)	150			
NRD_E (ID)	TRDH	Control pulse "H" duration (ID)	40		ns	When read ID data
\sim	TRDL	Control pulse "L" duration (ID)	50			
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	<b>TROFM</b>	Read cycle (FM)	250			W/h and an a d former formers
NRD_E (FM)	TRDHFM	Control pulse "H" duration (FM)	50	-	ns	When read from frame
	TRDLFM	Control pulse "L" duration (FM)	150			memory
	t _{DST}	Data setup time	20	-		
	toнт	Data hold time	20	-		For maximum CL=30pF
DB17~0	<b>TRAT</b>	Read access time (ID)	-	70	ns	For minimum CL=8pF
	<b>TRATEM</b>	Read access time (FM)	-	100		i or minimum or-ohe
	topн	Output disable time	20	80		

Note: (1) The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.
(2) Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.
(3) When normal operation, VDDD=1.65 ~ 2.0V, HX8352-A can meet above timing.



# 7.2 Instruction description(HX8352-A) INSTRUCTION DESCRIPTION(Himax's HX8352-A)


Address	Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0		
8'h00	Product ID	R	0	1	0	1	0	0	1	0 DTLON(0)		
8'h01 8'h02	Display mode Column Address Start(1)	R/W R/W	0	0	0	0 SC	IDMON(0) [15:8] (8'b0)	INVON (0)	NORON(1)	PTLON(0)		
8'h03	Column Address Start(2)	R/W				so	[7:0] (8*b0)					
8'h04	Column Address End(1)	R/W				EC[15:8	] (8'b0000_00	00)				
8'h05	Column Address End(2)	R/W				EC[7:0]	(8'b1110_11	11)				
8'h06	Row Address Start(1)	R/W					[15:8] (8'b0)					
8'h07	Row Address Start(2)	R/W	13				[7:0] (8'b0)	041				
8'h08 8'h09	Row Address End(1) Row Address End(2)	R/W R/W	00				] (8'b0000_00 (8'b1010_111					
8'h0a	Partial Area Start Row(1)	R/W				1000	[15:8] (8'b0)	,	6.			
8'h0b	Partial Area Start Row(2)	R/W		PSL[7:0] (8'b0)								
8'h0c	Partial Area End Row(1)	R/W				PEL[15:8	8] (8'b0000_0	001)	2			
8'h0d	Partial Area End Row(2)	R/W				PEL[7:0	] (8'b1010_11	117				
8'h0e	Vertical Scroll Top Fixed Area(1)	R/W				TFA	[15:8] (8"b0)	N.				
8'h0f	Vertical Scroll Top Fixed Area(2)	R/W					A[7:0] (8'b0)		0			
8'h10	Vertical Scroll Height Area(1) Vertical Scroll Height	R/W				- And	8] (8'b0000_0		12			
8'h11	Area(2) Vertical Scroll Button	R/W				1.50	] (8'b1011_00		U			
8'h12 8'h13	Fixed(1) Vertical Scroll Button	R/W			6	11	(15:8] (8'b0) A[7:0] (8'b0)	216				
8'h14	Fixed(2) Vertical Scroll Start	R/W	20		-	$\sim$	P[15:8] (8b'0)	9				
8'h15	Address(1) Vertical Scroll Start	R/W			(O)	· (	P[7:0] (8b'0)					
8'h16	Address(2) Memory Access Control	R/W	MY(0)	MX(0)	MV(0)	GS(0)	BGR(0)	SS(0)	SRL_EN[0]	SM[0]		
8'h17	OSC Control 1	R/W			3:0](1111)	N	>			OSC_EN[0		
8'h18 8'h19	OSC Control 2 Power Control 1	R/W	0 GASENB(	0	UADJ[2:0](0	11) PON (0)	DK (1)	CADJ[3 XDK[0]	3:0](1000) VL_TRI[0]	STB[1]		
		R/W	-0)-	7 /	VC3[2:0] (0		0		VC1[2:0] (101)			
	Power Control 2			DTIO		7	0					
8'h1a 8'h1b	Power Control 2 Power Control 3	R/W						VRH[3				
8'h1a		R/W R/W		0								
8'h1a 8'h1b	Power Control 3				0	0		0 0 VCOMG VDV[4:0] (1 0000)				
8'h1a 8'h1b 8'h1c 8'h1c 8'h1d 8'h1e	Power Control 3 Power Control 4 Power Control 5 Power Control 6	R/W R/W R/W	0	0	0		vi	OV[4:0] (1_0				
8'h1a 8'h1b 8'h1c 8'h1d 8'h1d 8'h1e 8'h1f	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control	R/W R/W R/W	9%	0	0 VCOMG		VI VCM[6:0](101	OV[4:0] (1_0				
8'h1a 8'h1b 8'h1c 8'h1c 8'h1d 8'h1e	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Data read/write	R/W R/W R/W R/W	0	0	0 VCOMG		vi	OV[4:0] (1_0 _0101)	000)	TEON(0)		
8'h1a 8'h1b 8'h1c 8'h1d 8'h1d 8'h1e 8'h1f 8'h22	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control	R/W R/W R/W	0	0	0 VCOMG (0)	SI	VI VCM[6:0](101 RAM Write 0	OV[4:0] (1_0		TEON(0) 0		
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h1e 8'h1f 8'h22 8'h23 8'h23 8'h24 8'h25	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Data read/write Display Control 1	R/W R/W R/W R/W R/W	0	0	0 VCOMG (0) 0	SI 0 DTE (0)	VI VCM[6:0](101 RAM Write 0	DV[4:0] (1_0 _0101) 0	000)			
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h1f 8'h22 8'h23 8'h23 8'h24 8'h25 8'h26	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Data read/write Display Control 1 Display Control 2 Display Control 3 Display Control 4	R/W R/W R/W R/W R/W R/W R/W R/W	0	0	0 VCOMG (0) 0	SI 0 DTE (0) N_FI P_FI	VI VCM[6:0](101 RAM Write 0 D[1:0 P[7:0] (8'h02) P[7:0] (8'h02)	DV[4:0] (1_0 _0101) 0	000)			
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h1f 8'h22 8'h23 8'h24 8'h25 8'h26 8'h27	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 1 Display Control 2 Display Control 3 Display Control 3 Display Control 5	R/W R/W R/W R/W R/W R/W R/W R/W	0	0	0 VCOMG (0) 0	0 DTE (0) P_FI I_FF	VI VCM[6:0](101 RAM Write 0 D[1:0 P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02)	DV[4:0] (1_0 _0101) 0	000)			
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h1f 8'h22 8'h23 8'h24 8'h24 8'h26 8'h26 8'h27	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 1 Display Control 2 Display Control 3 Display Control 4 Display Control 5 Display Control 6	R/W R/W R/W R/W R/W R/W R/W R/W R/W	0	0	0 VCOMG (0) 0	Si 0 DTE (0) P_Fi 1_FF N_B	VI CCM[6:0](101 RAM Write 0 D[1:0 P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02)	DV[4:0] (1_0 _0101) 0	000)			
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h1f 8'h22 8'h23 8'h23 8'h24 8'h25 8'h25 8'h25 8'h27 8'h28	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 1 Display Control 1 Display Control 3 Display Control 3 Display Control 5 Display Control 6 Display Control 7	R/W R/W R/W R/W R/W R/W R/W R/W R/W	0	0	0 VCOMG (0) 0	SI 0 DTE (0) N_FI 1_FF N_B P_BI	V( VCM[6:0](101 RAM Write 0 D[1:0] P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02)	DV[4:0] (1_0 _0101) 0	000)			
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h1f 8'h22 8'h23 8'h24 8'h23 8'h24 8'h25 8'h26 8'h26 8'h27 8'h29 8'h2a	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Data read/write Display Control 1 Display Control 1 Display Control 3 Display Control 3 Display Control 5 Display Control 6 Display Control 7 Display Control 8	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0	0	0 VCOMG (0) 0	SI DTE (0) DTE (0) I FF N_BI P_BI I_BF	VI VCM[6:0](101 RAM Write 0 D[1:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02)	DV[4:0] (1_0 _0101) 0 ] (00)	000)			
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h2 8'h23 8'h23 8'h23 8'h23 8'h24 8'h25 8'h26 8'h26 8'h27 8'h28 8'h28 8'h28	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 1 Display Control 2 Display Control 3 Display Control 3 Display Control 5 Display Control 5 Display Control 6 Display Control 7 Display Control 7 Display Control 1	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0	0	0 VCOMG (0) 0	SI DTE (0) DTE (0) P_FI I_FF N_B P_BI L_BF N_DC[7	VI VCM[6:0](101 RAM Write 0 D[1:0] P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) [7:0] (8'h02) :0] (1011_111)	DV[4:0] (1_0 _0101)   0 ] (00)	000)			
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h1f 8'h22 8'h23 8'h24 8'h25 8'h25 8'h25 8'h28 8'h27 8'h28 8'h29 8'h29 8'h22	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 1 Display Control 2 Display Control 2 Display Control 3 Display Control 5 Display Control 5 Display Control 6 Display Control 7 Display Control 8 Cycle Control 1 Cycle Control 2	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0	0	0 VCOMG (0) 0	Si 0 DTE (0) P_Fi 1_FF N_B P_Bi 1_BF N_DC(7 P_DC(7	V( VCM[6:0](101 RAM Write 0 [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (1011_111)	DV[4:0] (1_0 _0101) 0 ] (00) 0)	000)			
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h1f 8'h22 8'h22 8'h24 8'h24 8'h24 8'h26 8'h26 8'h26 8'h27 8'h28 8'h29 8'h20 8'h20 8'h20 8'h20 8'h20	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 1 Display Control 2 Display Control 3 Display Control 3 Display Control 5 Display Control 5 Display Control 6 Display Control 7 Display Control 8 Cycle Control 1 Cycle Control 3	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 PT[1:0]	0 0 0 (10)	0 VCOMG (0) 0 GON (1)	SI 0 DTE (0) P_FI N_BI P_BI N_DC[7 P_DC[7 I_DC[7	VI VCM[6:0](101 RAM Write 0 D[1:0] P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) [7:0] (8'h02) :0] (1011_111)	DV[4:0] (1_0 _0101) 0 0 0 0 0 0 0 0 0 0 0 0	000) TEMODE(0) 0			
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h22 8'h22 8'h22 8'h23 8'h24 8'h25 8'h26 8'h26 8'h27 8'h28 8'h29 8'h29 8'h22 8'h20 8'h22 8'h22 8'h22 8'h22	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 1 Display Control 1 Display Control 3 Display Control 3 Display Control 5 Display Control 5 Display Control 6 Display Control 7 Display Control 8 Cycle Control 1 Cycle Control 2 Cycle Control 3 Cycle Control 3 Cycle Control 3	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0	0 0 0 (10)	0 VCOMG (0) 0 GON (1) F\$0[1	Si 0 DTE (0) P_Fi 1_FF N_B P_Bi 1_BF N_DC(7 P_DC(7	V( VCM[6:0](101 RAM Write 0 [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (1011_111)	DV[4:0] (1_0 _0101) 0 0 00 0 1_RTN[3	000) TEMODE(0) 0			
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h22 8'h23 8'h23 8'h23 8'h23 8'h25 8'h25 8'h25 8'h25 8'h26 8'h27 8'h28 8'h28 8'h28 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h23 8'h26 8'h25 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26 8'h26	Power Control 3 Power Control 4 Power Control 5 Power Control 5 Data read/write Display Control 1 Display Control 2 Display Control 3 Display Control 5 Display Control 5 Display Control 6 Display Control 7 Display Control 7 Display Control 7 Display Control 1 Cycle Control 1 Cycle Control 2 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 4 Cycle Control 4 Cycle Control 5	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 PT(1:0) FS1[1:0]	0 0 0 (10) 0 (10)	0 VCOMG (0) 0 GON (1) FS0[1 (3:0] (0000)	SI DTE (0) N_F( P_F( N_B P_B D_B N_DC(7 P_DC(7 I_DC(7 0) (00)	VI VCM[6:0](101 RAM Write 0 D[1:0 P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (8'h02) [7:0] (1011_111 :0] (1011_111)	DV[4:0] (1_0 _0101) 0 0 0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000) TEMODE(0) 0 3:0] (1000) 3:0] (0000)	0		
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h1f 8'h22 8'h23 8'h24 8'h25 8'h25 8'h26 8'h26 8'h26 8'h27 8'h28 8'h29 8'h28 8'h20 8'h22 8'h22 8'h22 8'h22	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 1 Display Control 2 Display Control 2 Display Control 3 Display Control 3 Display Control 5 Display Control 6 Display Control 7 Display Control 7 Display Control 8 Cycle Control 1 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 4 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 5	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 PT(1:0) FS1[1:0] 0	0 0 0 (10) 0 (10)	0 VCOMG (0) 0 GON (1) FS0[1 (3:0] (0000) DIV_I[	SI DTE (0) N_FI P_FI I_FF N_B P_BI L_BF N_DC[7 P_DC[7 I_DC[7 :0] (00) 1:0](00)	VI VCM[6:0](101 RAM Write 0 D[1:0 P[7:0] (8'h02) [7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) 0] (1011_111 :0] (1011_111 0 0	DV[4:0] (1_0 _0101) 0 0 0) 0) 0) 0 1_RTN[3 N_RTN[ 0	000) TEMODE(0) 0 :0] (1000) 3:0] (0000) 0	0		
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h22 8'h22 8'h22 8'h24 8'h24 8'h26 8'h26 8'h26 8'h26 8'h26 8'h27 8'h28 8'h29 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 1 Display Control 1 Display Control 2 Display Control 3 Display Control 3 Display Control 5 Display Control 6 Display Control 8 Cycle Control 1 Cycle Control 2 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 4 Cycle Control 4 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 6 Cycle Control 6 Cycle Control 6 Cycle Control 7	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 PT[1:0] FS1[1:0] 0 0	0 0 0 (10) 0 (10) 0	0 VCOMG (0) 0 GON (1) FS0[1 (3:0] (0000) DIV_I[ DIV_N]	SI DTE (0) DTE (0) P_Fi N_Bi P_Bi N_DC[7 P_DC[7 I_DC[7 I_DC[7 :0](00) 1:0](00)	VI VCM[6:0](101 RAM Write 0 D[1:: P[7:0] (8*h02) P[7:0] (8*h02) P[7:0] (8*h02) P[7:0] (8*h02) P[7:0] (8*h02) P[7:0] (8*h02) P[7:0] (8*h02) 0[1011_111 :0] (1011_111 :0 0 0 0	DV[4:0] (1_0 _0101) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000) TEMODE(0) 0 3:0] (1000) 3:0] (0000) 0 0	0		
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h22 8'h22 8'h22 8'h23 8'h26 8'h26 8'h26 8'h27 8'h26 8'h28 8'h29 8'h28 8'h29 8'h22 8'h22 8'h22 8'h22 8'h21 8'h21 8'h21 8'h22	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 7 Display Control 3 Display Control 3 Display Control 3 Display Control 5 Display Control 6 Display Control 6 Display Control 8 Cycle Control 1 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 4 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 6 Cycle Control 6 Cycle Control 6 Cycle Control 7 Cycle Control 8	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 PT(1:0) FS1[1:0] 0	0 0 0 (10) 0 (10)	0 VCOMG (0) 0 GON (1) FS0[1 (3:0] (0000) DIV_I[ DIV_N]	SI DTE (0) DTE (0) P_FI I_FF N_BB I_BF N_DC[7 P_DC[7 I_DC[7 :0] (00) 1:0](00) 1:0](00)	VI VCM[6:0](101 RAM Write 0 D[1:0 P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) :0] (1011_111 :0] (1011_111 0 0 0 0	DV[4:0] (1_0 _0101) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000) TEMODE(0) 0 :0] (1000) 3:0] (0000) 0	0		
8'h1a 8'h1b 8'h1c 8'h1d 8'h1f 8'h22 8'h23 8'h24 8'h25 8'h24 8'h25 8'h26 8'h26 8'h26 8'h28 8'h28 8'h29 8'h28 8'h29 8'h28 8'h29 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h24 8'h27 8'h22 8'h24 8'h27 8'h26 8'h27 8'h27 8'h26 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control 1 Display Control 1 Display Control 2 Display Control 2 Display Control 3 Display Control 5 Display Control 6 Display Control 7 Display Control 7 Display Control 1 Cycle Control 1 Cycle Control 2 Cycle Control 3 Cycle Control 3 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 6 Cycle Control 6 Cycle Control 6 Cycle Control 7 Cycle Control 7 Cycle Control 8 Cycle Control 8 Cycle Control 8 Cycle Control 8	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 PT[1:0] FS1[1:0] 0 0	0 0 0 (10) 0 (10) 0	0 VCOMG (0) 0 GON (1) FS0[1 (3:0] (0000) DIV_I[ DIV_N]	SI DTE (0) DTE (0) P_FI I_FF N_BB P_BI I_BF N_DC(7 P_DC(7 I_DC(7 0) (00) 1:0](00) EQS(7	VI VCM[6:0](101 RAM Write 0 D[1:0] P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) 10] (1011_111 10] (1011_111 0 0 0 0 0 0](0011_100	DV[4:0] (1_0 _0101) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000) TEMODE(0) 0 3:0] (1000) 3:0] (0000) 0 0	0		
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h1f 8'h22 8'h23 8'h24 8'h25 8'h25 8'h26 8'h26 8'h26 8'h28 8'h28 8'h28 8'h28 8'h28 8'h28 8'h22 8'h24 8'h22 8'h24 8'h22 8'h24 8'h26 8'h24 8'h26 8'h24 8'h26 8'h26 8'h26 8'h26 8'h26 8'h27 8'h26 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 7 Display Control 2 Display Control 3 Display Control 3 Display Control 5 Display Control 6 Display Control 7 Display Control 8 Cycle Control 1 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 6 Cycle Control 6 Cycle Control 7 Cycle Control 10 Cycle Control 10	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 PT[1:0] FS1[1:0] 0 0	0 0 0 (10) 0 (10) 0	0 VCOMG (0) 0 GON (1) FS0[1 (3:0] (0000) DIV_I[ DIV_N] DIV_P]	SI DTE (0) N_FI P_FI I_FF N_BB P_BI I_BF N_DC[7 P_DC[2 I_DC[7 I_DC[7 0) (00) 1:0](00) EQS[7 EQS[7 EQS[7	VI VCM[6:0](101 RAM Write 0 D[1:0 P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) :0] (1011_111 :0] (1011_111 0 0 0 0	DV[4:0] (1_0 _0101) 0 0 0) 0) 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000) TEMODE(0) 0 3:0] (1000) 3:0] (0000) 0 0 0	0		
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h1f 8'h22 8'h22 8'h24 8'h25 8'h26 8'h26 8'h26 8'h26 8'h26 8'h28 8'h28 8'h28 8'h28 8'h28 8'h22 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h20 8'h25 8'h26 8'h27 8'h26 8'h27 8'h26 8'h27 8'h26 8'h27 8'h26 8'h27 8'h26 8'h27 8'h26 8'h27 8'h26 8'h27 8'h27 8'h26 8'h27 8'h26 8'h27 8'h26 8'h27 8'h26 8'h27 8'h26 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27 8'h27	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Data read/write Display Control 1 Display Control 2 Display Control 3 Display Control 4 Display Control 6 Display Control 7 Display Control 8 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 6 Cycle Control 7 Cycle Control 7 Cycle Control 7 Cycle Control 8 Cycle Control 8 Cycle Control 7 Cycle Control 10 Cycle Control 10 Cycle Control 11 Cycle Control 12	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 PT[1:0] FS1[1:0] 0 0	0 0 0 (10) 0 (10) 0	0 VCOMG (0) 0 GON (1) FS0[1 (3:0] (0000) DIV_I[ DIV_N] DIV_P]	SI 0 DTE (0) N_FI P_FI 1_FF N_B P_BC[7 P_DC[7 I_DC[7 I_DC[7 1_0](00) 1:0](00) EQS[7 EQP[7 EQP[7 1:0](10)	VI VCM[6:0](101 RAM Write 0 D[1:0 P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (1011_111 0 0 0 0 0 0 0 0 0 0 0 0 0	DV[4:0] (1_0 _0101) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000) TEMODE(0) 0 3:0] (1000) 3:0] (0000) 0 0	0		
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h22 8'h22 8'h23 8'h23 8'h23 8'h26 8'h26 8'h26 8'h26 8'h26 8'h27 8'h28 8'h28 8'h29 8'h28 8'h29 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h22 8'h23 8'h24 8'h35 8'h35	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 7 Display Control 3 Display Control 3 Display Control 3 Display Control 5 Display Control 6 Display Control 8 Cycle Control 8 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 4 Cycle Control 4 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 6 Cycle Control 6 Cycle Control 7 Cycle Control 10 Cycle Control 11 Cycle Control 11 Cycle Control 13	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 PT[1:0] FS1[1:0] 0 0	0 0 0 (10) 0 (10) 0	0 VCOMG (0) 0 GON (1) FS0[1 (3:0] (0000) DIV_I[ DIV_N] DIV_P]	SI 0 DTE (0) P_FI 1_FF N_BB 1_BF N_DC[7 P_DC[7 1_0](00) 1:0](00) 1:0](00) 1:0](00) 1:0](00) EQS[7 EQP[7 :0](10) SON[7:(	VI VCM[6:0](101 RAM Write 0 D[1:0 P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) (1011_111 0 0 0 0 0 0 0 0 0 0 0 0 0	DV[4:0] (1_0 _0101) 0 0 0) 0) 0) 0 0 0 0 0 0 0 0 0 0 0 0 0	000) TEMODE(0) 0 3:0] (1000) 3:0] (0000) 0 0 0	0		
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h22 8'h23 8'h24 8'h25 8'h26 8'h25 8'h26 8'h26 8'h26 8'h27 8'h28 8'h29 8'h28 8'h29 8'h29 8'h29 8'h29 8'h29 8'h29 8'h22 8'h22 8'h22 8'h22 8'h21 8'h26 8'h27 8'h31 8'h31	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control 7 Display Control 7 Display Control 3 Display Control 3 Display Control 6 Display Control 7 Display Control 7 Display Control 8 Cycle Control 1 Cycle Control 3 Cycle Control 5 Cycle Control 3 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 6 Cycle Control 7 Cycle Control 7 Cycle Control 7 Cycle Control 8 Cycle Control 7 Cycle Control 8 Cycle Control 10 Cycle Control 11 Cycle Control 11 Cycle Control 11 Cycle Control 13 Cycle Control 13 Cycle Control 14	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 PT[1:0] FS1[1:0] 0 0	0 0 0 (10) 0 (10) 0	0 VCOMG (0) 0 GON (1) FS0[1 (3:0] (0000) DIV_I[ DIV_N] DIV_P]	SI 0 DTE (0) P_FI I_FF N_BB P_BB 1_BF N_DC[7 P_DC[7 1:0](00) 1:0](00) EQS[7 EQP[7 :0](10) SON[7:: GDDN[7:	VI VCM[6:0](101 RAM Write 0 D[1:0 P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) 10] (1011_111 0 0 0 0 0 0 0 0 0 0 0 0 0	DV[4:0] (1_0 _0101) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000) TEMODE(0) 0 3:0] (1000) 3:0] (0000) 0 0 0	0		
8'h1a 8'h1b 8'h1c 8'h1d 8'h1e 8'h22 8'h22 8'h23 8'h24 8'h25 8'h26 8'h26 8'h26 8'h26 8'h26 8'h27 8'h28 8'h29 8'h28 8'h29 8'h28 8'h20 8'h22 8'h22 8'h22 8'h22 8'h24 8'h31 8'h32 8'h34 8'h35 8'h35	Power Control 3 Power Control 4 Power Control 5 Power Control 6 VCOM Control Display Control 7 Display Control 3 Display Control 3 Display Control 3 Display Control 5 Display Control 6 Display Control 8 Cycle Control 8 Cycle Control 3 Cycle Control 3 Cycle Control 3 Cycle Control 4 Cycle Control 4 Cycle Control 5 Cycle Control 5 Cycle Control 5 Cycle Control 6 Cycle Control 6 Cycle Control 7 Cycle Control 10 Cycle Control 11 Cycle Control 11 Cycle Control 13	R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W	0 0 0 PT(1:0) FS1[1:0] 0 0 0	0 0 0 (10) 0 (10) 0	0 VCOMG (0) 0 GON (1) 5 FS0[1 (3:0] (0000) DIV_I[ DIV_N DIV_P] PTG[1	SI 0 DTE (0) P_FI I_FF N_BB P_BB 1_BF N_DC[7 P_DC[7 1:0](00) 1:0](00) EQS[7 EQP[7 :0](10) SON[7:: GDDN[7:	VI VCM[6:0](101 RAM Write 0 D[1:0 P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) P[7:0] (8'h02) (1011_111 0 0 0 0 0 0 0 0 0 0 0 0 0	DV[4:0] (1_0 _0101) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000) TEMODE(0) 0 3:0] (1000) 3:0] (0000) 0 0 0	0		



8'h3d	Source Control 2	R/W				I SAPI	7:0](0011_1111	0		
8'h3e	Gamma Control 1	R/W	CP1[2:0](0 00)	CP1[2:0](0 CP1(2:0)(000) CP1(2:0)(000) CP1(2:0)(000)				)		
8'h3f	Gamma Control 2	R/W	CN1[2:0](0 00) CN1[2:0](000)			CN1[2:0](000)	CN1[2:0](000)			
8'h40	Gamma Control 3	R/W	NP1[2:0](0 00) NP1[2:0](000)			NP1[2:0](000)	NP1[2:0](000)			
8'h41	Gamma Control 4	R/W	NP3[2:0](0 00) NP3[2:0](000)			NP3[2:0](000)	NP3[2:0](000)			
8'h42	Gamma Control 5	R/W	NP5[2:0](0 00) NP5[2:0](000)			NP5[2:0](000)	NP5[2:0](000)			
8'h43	Gamma Control 6	R/W	NN1[2:0](0 00) NN1[2:0](000)			NN1[2:0](000)	NN1[2:0](000)			
8'h44	Gamma Control 7	R/W	NN3[2:0](0 00) NN3[2:0](000)			NN3[2:0](000)	NN3[2:0](000)			
8'h45	Gamma Control 8	R/W	NN5[2:0](0 00) NN5[2:0](000)			NN5[2:0](000)	NN5[2:0](000)			
8'h46	Gamma Control 9	R/W	CGMP1[1	1:0](00)	CGMP1	[1:0](00)		CGMP1[1:0](00)		
8'h47	Gamma Control 10	R/W	CGMP2	CGMP2	CGMP2			CGMP2		
8'h48	Gamma Control 11	R/W	CGMN1[1			[1:0](00)	CGMN1[1:0](00)			
8'h49	Gamma Control 12	R/W	CGMN2	CGMN2	CGMN2		CGMN2			
8'h4a	MDDI interface Control 1	R/W	WKL[8](0)	WKL[8]( 0)	WKL[8](0)	WKL[8](0)		WKF[3:0](0000)		
8'h4b	MDDI interface Control 2	R/W	WKL[7:0](0000_0000)							
8'h4c	GPIO Control 1	R/W	GPI0[7:0](8'b0)							
8'h4d	GPIO Control 2	R/W	GPIO_CON[7:0](8'b0)							
8'h4e	GPIO Control 3	R/W	GPIO EN[7:0](8'b0)							
8'h4f	GPIO Control 4	R/W	GPI0_CLR[7:0](8'b0)							
8'h50	GPIO Control 5	R/W	GPPOL[7:0](8'hff)							
8'h51	SUB PANEL Control 1	R/W	SUB_WR[15:8](8'h02)							
8'h52	SUB PANEL Control 2	R/W	SUB_WR(7:0)(8'h02)							
8'h53	SUB PANEL Control 3	R/W		SUB_SEL[7:0](8/b0111_1111)						
8'h54	SUB PANEL Control 4	R/W	SUB_RS[1 :0](00)         SUB_RS         SUB_RS[1:0]         SUB_RS[1:0]         SUB_IM[1:0](00)           (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00)         (00) <td>[1:0](00)</td>				[1:0](00)			
8'h55	PANEL Control	R/W	0	0	0	SM_PANEL	SS_PANEL(0)	GS_PANEL	REV_PANEL (0)	BGR_PANE L(0)
8'h56	OTP 1	R/W			OTP_INDEX[7:0] (8'b1111_1111)					
8'h57	OTP 2	R/W		OTP_MASK[7:0] (8'b0)						
8'h58	OTP 3	R/W	DCCLK_ DISABLE (0)	DCCLK_ DISABL E (0)	DCCLK DISABLE (0)	DCCLK_ DISABLE (0)	OTP_PTM	0	VPP_SEL (0)	OTP_PROG (0)
8'h59	OTP 4	R		10	~	OT	DATA[7:0]			
8'h5a	IP Control	R/W	0	0 5	0	Sõč	0	0	0	DGC_EN(0)
8'h5c	DGC LUT WRITE	R/W				1 FD	T[7:0](8'b0)			
8'h5d	DATA Control	R/W	0	0	0		DFM[1:	0](00)	TRI[1:	0](00)
8'h83	Test Mode	R/W	0	0	0	0	0	0	TEST_Mode	0
8'h85	VDDD control	R/W	0	0	0	0	0		VDC_SEL[2:0]	1
8'h8B	VGS_RES control 1	/	SIF	2 0 <	0	0	0	0	0	RES_VGS
8'h8C	VGS_RES control 2	61	RES_VGS	0	0	1	0	0	1	1
8'h91	PWM Control 3	R/W	0	0	0	0	0	0	0	SYNC
8'h95	PWM Control 1	R/W		10			DBV[7:0]			
8'h96	PWM Control 2	R/W	0	((0))	BCTRL	0	0	BL	0	0
8'h97	PWM Control 3	R/W	0	0	0	0	0	0	C1	C0
			11							



#### 8. Outline Drawing



Rocktech

# 9. Reliability and Inspection Standard

No.	Test Iten	n	Test Conditions	Remark	
1	High Temperature	Storage	<b>80</b> ℃, 120Hr	Note	
	riigii temperature	Operation	<b>70</b> ℃, 120Hr	Note	
2	Low Temperature	Storage	- <b>30</b> ℃, 120Hr	Note	
		Operation	<b>-20</b> ℃, <b>120Hr</b>		
3	High Temperature Humidity	0	60℃, 90%RH, 240Hr	Note	
4	Peeling Off (Sto	orage)	$\geq$ 500gf/cm	Note	
5	FPC Bending	Test	$\geq$ 6,000 times, 2/sec	Note	
6	Vibration Test(S	torage)	50HZ, 30min, Amplitude: 2 cm, X/Y/Z directions	Note	
7	Drop Tes	t	60cm/ 3Corner/ 8Face, 1Cycle	Note	

Note:

1) The test samples should be applied to only one test item.

2) Sample size for each test item is 5~10pcs.

3) For Damp Proof Test, pure water(Resistance>1M $\Omega$ ) should be used.

4) In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.

- 5) EL evaluation should be excepted from reliability test with humidity and temperature: Some defects such as black spot/blemish can happen by natural chemical reaction with humidity and fluorescence EL has.
- 6) After the reliability test, the test samples should be inspected after 2 hours at least.
- 7) Functional test is OK. Missing segment, shorts, unclear segment, non display, display abnormally, liquid crystal leak are not allowed.
- 8) After testing, the current Idd should be within initial value  $\pm 20\%$ .
- 9) No low temperature bubbles ,end seal loose and fall, frame rainbow, ACF bubble growing are allowable in the appearance test.

# **10.PRECAUTIONS FOR USING LCD MODULES**

#### **Handing Precautions**

- (1) The display panel is made of glass and polarizer. As glass is fragile, it tends to become or chipped during handling especially on the edges. Please avoid dropping or jarring. Do not subject it to a mechanical shock by dropping it or impact.
- (2) If the display panel is damaged and the liquid crystal substance leaks out, be sure not to get any in your mouth. If the substance contacts your skin or clothes, wash it off using soap and water.
- (3) Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary. Do not touch the display with bare hands. This will stain the display area and degraded insulation between terminals (some cosmetics are determined to the polarizer).
- (4) The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully. Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead (glass, tweezers, etc.). Do not put or attach anything on the display area to avoid leaving marks on. Condensation on the surface and contact with terminals due to cold will damage, stain or dirty the polarizer. After products are tested at low temperature they must be warmed up in a container before coming is contacting with room temperature air.
- (5) If the display surface becomes contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If it is heavily contaminated, moisten cloth with one of the following solvents
  - Isopropyl alcohol
  - Ethyl alcohol

Do not scrub hard to avoid damaging the display surface.

- (6) Solvents other than those above-mentioned may damage the polarizer. Especially, do not use the following.
  - Water
  - Ketone
  - Aromatic solvents

Wipe off saliva or water drops immediately, contact with water over a long period of time may cause deformation or color fading. Avoid contacting oil and fats.

- (7) Exercise care to minimize corrosion of the electrode. Corrosion of the electrodes is accelerated by water droplets, moisture condensation or a current flow in a high-humidity environment.
- (8) Install the LCD Module by using the mounting holes. When mounting the LCD module make sure it is free of twisting, warping and distortion. In particular, do not forcibly pull or bend the I/O cable or the backlight cable.
- (9) Do not attempt to disassemble or process the LCD module.
- (10) NC terminal should be open. Do not connect anything.
- (11) If the logic circuit power is off, do not apply the input signals.
- (12) Since LCM has been assembled and adjusted with a high degree of precision, avoid applying excessive shocks to the module or making any alterations or modifications to it.
  - Do not alter, modify or change the shape of the tab on the metal frame.
  - Do not make extra holes on the printed circuit board, modify its shape or change the positions of components to be attached.
  - Do not damage or modify the pattern writing on the printed circuit board.



- Absolutely do not modify the zebra rubber strip (conductive rubber) or heat seal connector.
- Except for soldering the interface, do not make any alterations or modifications with a soldering iron.
- Do not drop, bend or twist LCM.

#### **Storage Precautions**

When storing the LCD modules, the following precaution is necessary.

- (1) Store them in a sealed polyethylene bag. If properly sealed, there is no need for the dessicant.
- (2) Store them in a dark place. Do not expose to sunlight or fluorescent light, keep the temperature between 0°C and 35°C.
- (3) The polarizer surface should not come in contact with any other objects. (We advise you to store them in the container in which they were shipped).

#### Others

Liquid crystals solidify under low temperature (below the storage temperature range) leading to defective orientation or the generation of air bubbles (black or white). Air bubbles may also be generated if the module is subject to a low temperature. If the LCD modules have been operating for a long time showing the same display patterns, the display patterns may remain on the screen as ghost images and a slight contrast irregularity may also appear. A normal operating status can be regained by suspending use for some time. It should be noted that this phenomenon does not adversely affect performance reliability.

To minimize the performance degradation of the LCD modules resulting from destruction caused by static electricity etc., exercise care to avoid holding the following sections when handling the modules.

- Exposed area of the printed circuit board.

-Terminal electrode sections.