

Figure 6: DDR Data Reception Using Two BUFIO2s