

UNIPAC OPTOELECTRONICS CORPORATION

Spec. No. 233-220-073

Version : 1

Total pages : 18

Date : 1999.12.08

UP018D01 COLOR TFT-LCD PRELIMINARY SPECIFICATION

MODEL NAME: UP018D01

The content of this technical information
is subject to change without notice.
Please contact Unipac or its agent for
further information.

Approved by	Checked by	Prepared by
J. C. Shu	J. P. Chang	C. T. Chen

UP018D01 Specification Change List

Version	Change Date	Content																														
1	1999-12-08	<p>B. Electrical specification</p> <p>3.a.Typical operating conditions (Page 6/18)</p> <table border="1"> <thead> <tr> <th>Item</th><th>Version 0</th><th>Version 1</th></tr> </thead> <tbody> <tr> <td>V_{IA}</td><td>$AV_{DD}-0.8$ (Max.)</td><td>$AV_{DD}-0.4$ (Max.)</td></tr> <tr> <td>V_{IDC}</td><td>2.3 (typ.)</td><td>$AV_{DD}/2$ (typ.)</td></tr> <tr> <td>V_{IH}</td><td>3.5 (Min.)</td><td>$0.8V_{CC}$ (Min.)</td></tr> <tr> <td>V_{IL}</td><td>1.5 (Max.)</td><td>$0.2 V_{CC}$ (Max.)</td></tr> </tbody> </table> <p>3.c.Backlight driving conditions (Page 6/18)</p> <table border="1"> <thead> <tr> <th>Item</th><th>Version 0</th><th>Version 1</th></tr> </thead> <tbody> <tr> <td>Note 3</td><td>-</td><td>The lamp frequency should be selected as different as possible from display horizontal synchronous signal to (f_H) avoid interference.(Even the frequency "$\frac{n}{2}f_H$" should be avoided)</td></tr> <tr> <td>Note 4</td><td>-</td><td>For starting the backlight unit, the output voltage of DC/AC'S transformer should be larger than the maximum lamp starting voltage.</td></tr> </tbody> </table> <p>4. a.Timing conditions (Page 7/18)</p> <table border="1"> <thead> <tr> <th>Item</th><th>Version 0</th><th>Version 1</th></tr> </thead> <tbody> <tr> <td>Note 2</td><td>Please don't use odd horizontal lines to drive LCD panel for both odd and even field simultaneously.</td><td>-</td></tr> </tbody> </table>	Item	Version 0	Version 1	V_{IA}	$AV_{DD}-0.8$ (Max.)	$AV_{DD}-0.4$ (Max.)	V_{IDC}	2.3 (typ.)	$AV_{DD}/2$ (typ.)	V_{IH}	3.5 (Min.)	$0.8V_{CC}$ (Min.)	V_{IL}	1.5 (Max.)	$0.2 V_{CC}$ (Max.)	Item	Version 0	Version 1	Note 3	-	The lamp frequency should be selected as different as possible from display horizontal synchronous signal to (f_H) avoid interference.(Even the frequency " $\frac{n}{2}f_H$ " should be avoided)	Note 4	-	For starting the backlight unit, the output voltage of DC/AC'S transformer should be larger than the maximum lamp starting voltage.	Item	Version 0	Version 1	Note 2	Please don't use odd horizontal lines to drive LCD panel for both odd and even field simultaneously.	-
Item	Version 0	Version 1																														
V_{IA}	$AV_{DD}-0.8$ (Max.)	$AV_{DD}-0.4$ (Max.)																														
V_{IDC}	2.3 (typ.)	$AV_{DD}/2$ (typ.)																														
V_{IH}	3.5 (Min.)	$0.8V_{CC}$ (Min.)																														
V_{IL}	1.5 (Max.)	$0.2 V_{CC}$ (Max.)																														
Item	Version 0	Version 1																														
Note 3	-	The lamp frequency should be selected as different as possible from display horizontal synchronous signal to (f_H) avoid interference.(Even the frequency " $\frac{n}{2}f_H$ " should be avoided)																														
Note 4	-	For starting the backlight unit, the output voltage of DC/AC'S transformer should be larger than the maximum lamp starting voltage.																														
Item	Version 0	Version 1																														
Note 2	Please don't use odd horizontal lines to drive LCD panel for both odd and even field simultaneously.	-																														

Contents:

A. Physical specification	P3
B. Electrical specifications	P4
1. Pin assignment.....	P4
a. TFT-LCD panel driving section.....	P4
b. Backlight driving section.....	P5
2. Absolute maximum ratings.....	P5
3. Electrical characteristics.....	P6
a. Typical operating conditions.....	P6
b. Current consumption.....	P6
c. Backlight driving conditions.....	P6
4. AC Timing.....	P7
a. Timing conditions.....	P7
b. Timing diagram.....	P7
C. Optical specifications	P8
D. Reliability test items	P9
E. Packing form	P10

Appendix:

Fig.1 Outline dimension of TFT-LCD module.....	P11
Fig.2 Sampling clock timing.....	P12
Fig.3 Horizontal display timing range(Normal scanning mode).....	P13
Fig.4-(a) Horizontal timing.....	P14
Fig.4-(b) Detail horizontal timing.....	P15
Fig.5 Vertical shift clock timing.....	P16
Fig.6-(a) Vertical timing (Normal scanning mode).....	P17
Fig.6-(b) Vertical timing (Reverse scanning mode).....	P18

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution(dot)	280(W) x 220(H)	
2	Active area(mm)	35.6(W) x 26.6(H)	
3	Screen size(inch)	1.75(Diagonal)	
4	Dot pitch(mm)	0.127(W) x 0.121(H)	
5	Color configuration	R. G. B. delta	
6	Overall dimension(mm)	48.6(W) x 39.6(H) x 6.1(D)	Note 1
7	Weight(g)	22± 5	
8	Surface treatment	Anti-glare (Haze = 6% typical)	

Note 1: Refer to Fig. 1

B. Electrical specifications

1. Pin assignment

a. TFT-LCD panel driving section

Pin no	Symbol	I/O	Description				Remark
1	GND	-	Ground for logic circuit				
2	V _{CC}	I	Supply voltage for logic control circuit				
3	V _{GL}	I	Negative power for scan driver				
4	V _{GH}	I	Positive power for scan driver				
5	STVR	I/o	Vertical start pulse				Note 1
6	STVL	I/o	Vertical start pulse				Note 1
7	CKV	I	Shift clock input for scan driver				
8	U/D	I	UP/DOWN scan control input				Note 1,2
9	OEV	I	Output enable input for scan driver				
10	VCOM	I	Common electrode driving signal				
11	VCOM	I	Common electrode driving signal				
12	L/R	I	LEFT/RIGHT scan control input				Note 1,2
13	Q1H	I	Analog signal rotate input				
14	OEH	I	Output enable input for data driver				
15	STHL	I/o	Start pulse for horizontal scan line				Note 1
16	STHR	I/o	Start pulse for horizontal scan line				Note 1
17	CPH3	I	Sampling and shifting clock pulse for data driver				
18	CPH2	I	Sampling and shifting clock pulse for data driver				
19	CPH1	I	Sampling and shifting clock pulse for data driver				
20	V _{CC}	I	Supply voltage of logic control circuit for data driver				
21	GND	-	Ground for logic circuit				
22	VR	I	Alternated video signal input(Red)				
23	VG	I	Alternated video signal input(Green)				
24	VB	I	Alternated video signal input(Blue)				
25	AV _{DD}	I	Supply voltage for analog circuit				
26	AV _{SS}	-	Ground for analog circuit				


Note 1: Selection of scanning mode

Mode	Setting of scan control input		IN/OUT state For start pulse				Scanning direction
	U/D	L/R	STVR	STVL	STHR	STHL	
Normal mode	GND	V _{CC}	OUT	IN	OUT	IN	From up to down, and from left to right.
Reverse mode	V _{CC}	GND	IN	OUT	IN	OUT	From down to up, and from right to left.

IN: Input; OUT: Output.

Note 2 : Definition of scanning direction.

Refer to figure as below:



b. Backlight driving section (Refer to Fig.1)

No.	Symbol	I/O	Description	Remark
1	HI	I	Power supply for backlight unit (Hight voltage)	
2	GND	-	Ground	

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	V_{CC}	$GND=0$	-0.3	7	V	
	AV_{DD}	$AV_{SS}=0$	-0.3	7	V	
	V_{GH}	$GND=0$	-0.3	21	V	
	V_{GL}		-15	0.3	V	
	$V_{GH} - V_{GL}$		-	31	V	
Input signal voltage	V_i		-0.2	$V_{CC}+0.2$	V	Note 1
	V_l		-0.3	$V_{CC}+0.3$	V	Note 2
	VCOM		-2.9	5.2	V	
Operating temperature	Topa		0	60	°C	Ambient temperature
Storage temperature	Tstg		-25	80	°C	Ambient temperature

Note 1: VR, VG, VB.

Note 2: STHL, STHR, Q1H, OEH, L/R, CPH1~CPH3, STVR, STVL, OEV, CKV, U/D.

3. Electrical characteristics

a. Typical operating conditions (GND=AVss=0V)

Item	Symbol	Min.	Typ.	Max.	Unit	Remark
Power supply	V _{CC}	4.8	5	5.2	V	
	AV _{DD}	4.8	5	5.2	V	
	V _{GH}	14.3	15	15.7	V	
	V _{GLAC}	-	6	-	Vp-p	AC component of V _{GL} . Note 1
	V _{GLDC}	-10.5	-10	-9.5	V	DC component of V _{GL} .
Video signal Amplitude (VR,VG,VB)	V _{la}	AV _{SS} +0.4	-	AV _{DD} -0.4	V	Note 2
	V _{iAC}	-	3	3.8	V	AC component
	V _{iDC}	-	AV _{DD} /2	-	V	DC component
VCOM	V _{CAC}	-	6	-	Vp-p	AC component, Note 3
	V _{CDC}	1.06	1.16	1.26	V	DC component
Input Signal voltage	H Level	V _{IH}	0.8V _{CC}	-	V _{CC}	Note 4
	L Level	V _{IL}	0	-	0.2V _{CC}	

Note 1: The same phase and amplitude with common electrode driving signal (VCOM).

Note 2: Refer to Fig.4 - (a).

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 4: STHL, STHR, Q1H, OEH, L/R, CPH1~CPH3, STVR, STVL, OEV, CKV, U/D.

b. Current consumption (GND=AVss=0V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Current for driver	I _{GH}	V _{GH} =15V	-	1.6	4	mA	
	I _{GL}	V _{GL} =-10V	-	-1.6	-4	mA	
	I _{CC}	V _{CC} =5V	-	0.8	2	mA	
	I _{DD}	AV _{DD} =5V	-	2.5	8	mA	

c. Backlight driving conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
Lamp voltage	V _L	170	190	210	Vrms	
Lamp current	I _L	1.5	2	2.5	mArms	
Frequency	F _L	55	60	65	KHz	Note 3
Lamp starting voltage	V _S	-	-	375	Vrms	Note 1,4
		-	-	560	Vrms	Note 2,4

Note 1 : Ta = 25°C.

Note 2 : Ta = 0°C.

Note 3 : The lamp frequency should be selected as different as possible from display horizontal synchronous signal (f_H) to avoid interference.(Even the frequency " $\frac{n}{2} f_H$ " should be avoided)

Note 4 : For starting the backlight unit, the output voltage of DC/AC'S transformer should be larger than the maximum lamp starting voltage.

4. AC Timing

a. Timing conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit.	Remark
Rising time	t_r	-	-	10	ns	Note 1
Falling time	t_f	-	-	10	ns	Note 1
High and low level pulse width	t_{CPH}	450	500	550	ns	CPH1~CPH3
CPH pulse duty	t_{CWH}	40	50	60	%	CPH1~CPH3
CPH pulse delay	t_{C12} t_{C23} t_{C31}	70	$t_{CPH}/3$	$t_{CPH}/2$	ns	CPH1~CPH3
STH setup time	t_{SUH}	70	-	-	ns	STHR,STHL
STH hold time	t_{HDH}	400	-	-	ns	STHR,STHL
STH pulse width	t_{STH}	-	1	-	t_{CPH}	STHR,STHL
STH period	t_H	61.5	63.5	65.5	μs	STHR,STHL
OEH pulse width	t_{OEH}	-	3	-	t_{CPH}	OEH
Sample and hold disable time	t_{DIS1}	-	20	-	t_{CPH}	
OEV pulse width	t_{OEV}	-	5	-	t_{CPH}	OEV
CKV pulse width	t_{CKV}	2	6	10	t_{CPH}	CKV
Clean enable time	t_{DIS2}	-	4	-	t_{CPH}	
Horizontal display start	t_{SH}	-	4	-	$t_{CPH}/3$	
Horizontal display timing range	t_{DH}	-	280	-	$t_{CPH}/3$	
STV setup time	t_{SUV}	400	-	-	ns	STVL,STVR
STV hold time	t_{HDV}	400	-	-	ns	STVL,STVR
STV pulse width	t_{STV}	-	-	1	t_H	STVL,STVR
Horizontal lines per field	t_V	256	262	268	t_H	
Vertical display start	t_{SV}		10	-	t_H	
Vertical display timing range	t_{DV}		220	-	t_H	
VCOM rising time	t_{rCOM}		-	3	μs	
VCOM falling time	t_{fCOM}		-	3	μs	
VCOM delay time	t_{DCOM}		-	3	μs	
RGB delay time	t_{DRGB}		-	2	μs	

Note 1: For all of the logic signals.

b. Timing diagram

Please refer to the attached drawing, from Fig.2 to Fig.6.

C. Optical specification (Note 1, Note 2, Note 3)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time	Rise	Tr	$\theta = 0^\circ$	-	25	50	ms
	Fall	Tf	-	30	60	ms	Note 4
Contrast ratio	CR	At optimized viewing angle	60	100	-		Note 5,6
Viewing angle	Top	$CR \geq 10$	10	-	-	deg.	Note 7
	Bottom		30	-	-		
	Left		45	-	-		
	Right		45	-	-		
Brightness	Y_L	$\theta = 0^\circ$	110	140	-	nit	Note 8
White chromaticity	X	$\theta = 0^\circ$	0.25	0.3	0.35		
	y	$\theta = 0^\circ$	0.3	0.35	0.40		
Color temperature	K_L	$\theta = 0^\circ$		6400		K	

Note 1. Ambient temperature =25°C. And lamp current $I_L=2\text{mA rms}$.


Note 2. To be measured in the dark room.

Note 3. To be measured on the center area of panel with a viewing cone of 1° by Topcon luminance meter BM-7, after 10 minutes operation.

Note 4. Definition of response time:

The output signals of photodetector are measured when the input signals are changed from "black" to "white"(falling time)and from "white" to "black"(rising time),respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Photodetector output when LCD is at "White" state}}{\text{Photodetector output when LCD is at "Black" state}}$$

Note 6. White $V_i = V_{i50} \pm 1.5V$

Black $V_i = V_{i50} \pm 2.0V$

" \pm " means that the analog input signal swings in phase with COM signal.


" \mp " means that the analog input signal swings out of phase with COM signal.

V_{i50} : The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle:

Refer to figure as below.




Note 8. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

D. Reliability test items:

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 80°C 240H	
2	Low temperature storage	Ta= -25°C 240H	
3	High temperature operation	Ta= 60°C 240H	
4	Low temperature operation	Ta= 0°C 240H	
5	High temperature and high humidity	Ta= 60°C. 95% RH 240H	Operation
6	Heat shock	-25°C ~80°C/50 cycle 2H/cycle	Non-operation
7	Electrostatic discharge	$\pm 200V, 200pF(0\Omega)$, once for each terminal	Non-operation
8	Vibration	Frequency range : 10~55Hz Stroke : 1.5mm Sweep : 10~55Hz~10Hz 2 hours for each direction of X,Y,Z (6 hours for total)	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, $\pm X, \pm Y, \pm Z$ 3 times for each direction	Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/Octave from 200~500Hz	IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	

Note: Ta: Ambient temperature.


E. Packing form



UNIPAC COPYRIGHT 1999,
ALL RIGHTS RESERVED,
COPYING FORBIDDEN.

NOTES:

- 1.General tolerance is ± 0.3 .
- 2.The bending radius of FPC should be larger than 0.6.
- 3.Unit : mm



UNIPAC COPYRIGHT 1999,
ALL RIGHTS RESERVED,
COPYING FORBIDDEN.

Fig.1 Outline dimension of TFT-LCD module




Fig. 2 Sampling clock timing




Fig. 3 Horizontal display timing range(Normal scanning mode)




Fig.4-(a) Horizontal timing




Fig. 4-(b) Detail horizontal timing




Fig.5 Vertical shift clock timing




Fig.6-(a) Vertical timing (From up to down)




Fig.6-(b) Vertical timing (From down to up)