

SHARP CORPORATION

ORIGINAL

**
** TECHNICAL LITERATURE **
** FOR **
** LCD Driver LSI **
**

MODEL NO. LH5006A

DATE September 24, 1983

** The technical literature is subject to be changed without notice **

**SHARP CORPORATION
ELECTRONIC COMPONENTS GROUP**

SHARP


1. General Description

The LH5006A is a LCD driver LSI fabricated with a CMOS silicon-gate process. It contains 2 sets of 20-stage bidirectional shift registers (SR1 ~ SR20, SR21 ~ SR40), 2 sets of 20-bit latches (LT1 ~ LT20, LT21 ~ LT40) and 2 sets of 20-circuit LCD drivers (Ch1 = LD1 ~ LD20, Ch2 = LD21 ~ LD40). The LH-5006 converts serial input data for display pattern into parallel output data and generates an LCD-On or LCD-Off signal waveform according to the content of the output data, "1" or "0". Interconnection of the external pins (DL1, DR1, DL2 and DR2) may allow 2 sets of bidirectional shift registers to be connected in series. Ch1 20-circuits out of the LCD driver circuits are used exclusively to drive segment signals, while Ch2 20-circuits, to drive both segment signals and common signals.

2. Features

- o CMOS process
- o 2 sets of 20-stage bidirectional shift registers, 2 sets of 20-bit latches, and 2 sets of 20-circuit LCD drivers (Ch1 = LD1 ~ LD20 exclusive for segment signals; Ch2 = LD21 ~ LD40 switchable to drive either of segment signals or common signals)
- o 60-pin flat package


3. System Configuration



SHARP

4. Pin Assignment and Pin Names

4.1. Pin Assignment



SHARP

4.2 Pin Names

Pin No.	Power Supply	Input	Output	Pin No.	Power Supply	Input	Output
1		V ₅		31			Y ₁₃
2		V ₆		32			Y ₁₂
3			Y ₄₀	33			Y ₁₁
4			Y ₃₉	34			Y ₁₀
5			Y ₃₈	35			Y ₉
6			Y ₃₇	36			Y ₈
7			Y ₃₆	37			Y ₇
8	V _{SS} (GND)*			38	V _{SS} (GND)*		
9			Y ₃₅	39			Y ₆
10			Y ₃₄	40			Y ₅
11			Y ₃₃	41			Y ₄
12			Y ₃₂	42			Y ₃
13			Y ₃₁	43			Y ₂
14			Y ₃₀	44			Y ₁
15			Y ₂₉	45	V _{ee} (-17V)		
16			Y ₂₈	46		CL1	
17			Y ₂₇	47		CL2	
18			Y ₂₆	48	V _{dd} (-5)		
19			Y ₂₅	49		DL1	
20			Y ₂₄	50		DR1	
21			Y ₂₃	51		DL2	
22			Y ₂₂	52		DR2	
23			Y ₂₁	53		M	
24			Y ₂₀	54		SHL1	
25			Y ₁₉	55		SHL2	
26			Y ₁₈	56		FCS	
27			Y ₁₇	57		V ₁	
28			Y ₁₆	58		V ₂	
29			Y ₁₅	59		V ₃	
30			Y ₁₄	60		V ₄	

* V_{SS}(GND) may be connected to either of No.8 or No.38 pin because both pins are interconnected in the LSI.

SHARP5. Pin Functions

Parameter	I/O	Function												
Vdd		Power supply to logic (-5V)												
Vee		Power supply to LCD driver (-17V)												
Vss		GND pin (common to logic and LCD driver)												
Y ₁ ~ Y ₂₀	Output	Ch1 LCD driver output												
Y ₂₁ ~ Y ₄₀	Output	Ch2 LCD driver output												
V ₁ , V ₂	Input	Voltage level (selected) inputs for LCD driver												
V ₃ , V ₄	Input	Voltage level (non-selected) inputs for LCD driver of CH1												
V ₅ , V ₆	Input	Voltage level (non-selected) inputs for LCD driver of CH2												
SHL1	Input	Selection of Ch1 data shift direction <table border="1" data-bbox="498 1106 1078 1301"> <thead> <tr> <th>SHL1</th> <th>DL1</th> <th>DR1</th> <th>Shift Direction</th> </tr> </thead> <tbody> <tr> <td>"L"</td> <td>IN</td> <td>OUT</td> <td>SR1 → SR20</td> </tr> <tr> <td>"H"</td> <td>OUT</td> <td>IN</td> <td>SR20 → SR1</td> </tr> </tbody> </table>	SHL1	DL1	DR1	Shift Direction	"L"	IN	OUT	SR1 → SR20	"H"	OUT	IN	SR20 → SR1
SHL1	DL1	DR1	Shift Direction											
"L"	IN	OUT	SR1 → SR20											
"H"	OUT	IN	SR20 → SR1											
SHL2	Input	Selection of Ch2 data shift direction <table border="1" data-bbox="498 1411 1078 1606"> <thead> <tr> <th>SHL2</th> <th>DL2</th> <th>DR2</th> <th>Shift Direction</th> </tr> </thead> <tbody> <tr> <td>"L"</td> <td>IN</td> <td>OUT</td> <td>SR21 → SR40</td> </tr> <tr> <td>"H"</td> <td>OUT</td> <td>IN</td> <td>SR40 → SR21</td> </tr> </tbody> </table>	SHL2	DL2	DR2	Shift Direction	"L"	IN	OUT	SR21 → SR40	"H"	OUT	IN	SR40 → SR21
SHL2	DL2	DR2	Shift Direction											
"L"	IN	OUT	SR21 → SR40											
"H"	OUT	IN	SR40 → SR21											
DL1, DR1	I/O	Ch1 input and output												
DL2, DR2	I/O	Ch2 input and output												

SHARP

Parameter	I/O	Function																													
FCS	Input	Ch2 mode selection <table border="1" data-bbox="478 537 1019 734"> <thead> <tr> <th>FCS</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>"H"</td> <td>Common signal drive mode</td> </tr> <tr> <td>"L"</td> <td>Segment signal drive mode</td> </tr> </tbody> </table>	FCS	Mode	"H"	Common signal drive mode	"L"	Segment signal drive mode																							
FCS	Mode																														
"H"	Common signal drive mode																														
"L"	Segment signal drive mode																														
M	Input	LCD driver clock <table border="1" data-bbox="462 840 1372 1086"> <thead> <tr> <th colspan="3">Common signal drive mode</th> <th colspan="3">Segment signal drive mode</th> </tr> <tr> <th rowspan="2">M</th> <th rowspan="2">Display-On</th> <th rowspan="2">Display-Off</th> <th rowspan="2">M</th> <th rowspan="2">Display-On</th> <th colspan="2">Display-Off</th> </tr> <tr> <th>(Ch2)</th> <th>(Ch1)</th> </tr> </thead> <tbody> <tr> <td>"H"</td> <td>V₂</td> <td>V₆</td> <td>"H"</td> <td>V₁</td> <td>V₅</td> <td>V₃</td> </tr> <tr> <td>"L"</td> <td>V₁</td> <td>V₅</td> <td>"L"</td> <td>V₂</td> <td>V₆</td> <td>V₄</td> </tr> </tbody> </table>	Common signal drive mode			Segment signal drive mode			M	Display-On	Display-Off	M	Display-On	Display-Off		(Ch2)	(Ch1)	"H"	V ₂	V ₆	"H"	V ₁	V ₅	V ₃	"L"	V ₁	V ₅	"L"	V ₂	V ₆	V ₄
Common signal drive mode			Segment signal drive mode																												
M	Display-On	Display-Off	M	Display-On	Display-Off																										
					(Ch2)	(Ch1)																									
"H"	V ₂	V ₆	"H"	V ₁	V ₅	V ₃																									
"L"	V ₁	V ₅	"L"	V ₂	V ₆	V ₄																									
CL1	Input	Data latch clock																													
CL2	Input	Data shift clock																													

SHARP6. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Applied Voltage*(Logic)	Vdd	+0.3 ~ -7.0	V
Applied Voltage*(LCD Driver)	Vee	+0.3 ~ -20.0	V
Input Voltage*	Vt	+0.3 ~ Vdd - 0.3	V
Operating Temperature Range	Topr	-20 ~ +70	°C
Storage Temperature Range	Tstg	-55 ~ +150	°C

* Maximum voltage on any pin with respect to VSS

7. Electrical Characteristics

7.1 DC Characteristics

VSS=0V, Vdd=-5V±5%, Vee=-17V±1V, Ta=-20°C ~ +70°C


Parameter	Symbol	Ratings			Unit	Conditions
		MIN.	TYP.	MAX.		
Input "LOW" Voltage	VIL			-3.5	V	
Input "HIGH" Voltage	VIH	-1.5			V	
Output "LOW" Voltage	VOL			Vdd+0.4	V	IOL = 0.4mA
Output "HIGH" Voltage	VOH	-0.4			V	IOH = 0.4mA
Voltage Drop between Vi and Yi	Vd1			1.1	V	When 1 mA current flows into one of the pins Y1 through Y40
Voltage Drop between Vi and Yi	Vd2			1.5	V	When 0.2 mA current flows into each of pins Y1 through Y40
Input Leakage Current	ILI			5.0	µA	
Output Leakage Current	ILO			10.0	µA	
Logic Current Dissipation	ILOG			3.0	mA	Logic clock 1.6MHz
LCD Driver Current Dissipation	IDRV			10.0	µA	LCD Driver Clock 1kHz



7.2 AC Characteristics


V_{SS}=0V, V_{DD}=-5V±5%, V_{EE}=-17V±1V
 T_a=-20°C ~ +70°C

Parameter	Symbol	Conditions	Ratings		Unit	Application Pins
			Min.	Max.		
High Level Clock Width	t _{CWH}		250		nS	CL1, CL2
Low Level Clock Width	t _{CWL}		250		nS	CL2
Data Setup Time	t _{SU}		7.0		nS	DL1, DR1, DL2, DR2
Clock Setup Time (CL2 → CL1)	t _{SL}		200		nS	CL1, CL2
Clock Setup Time (CL1 → CL2)	t _{LS}		200		nS	CL1, CL2
Output Delay Time	t _{pd}	CL = 15(pF)		180	nS	DL1, DR1, DL2, DR2
Clock Rise and Fall Times	t _{ct}			50	nS	CL1, CL2



SHARP



AC characteristics test circuit




7-3. Pin capacitance

(Ta = 25°C, f = 1MHz)

Parameter	Symbol	Rating			Unit	Applicable pin
		MIN.	TYP.	MAX.		
Input capacitance (LCD driver voltage)	Ci1			18	pF	V1, V2, V3 V4, V5, V6
Input capacitance (control signal)	Ci2			5	pF	CL1, CL2, M, SHL1 SHL2, FCS
Input/output capacitance	Cio			8	pF	DL1, DR1, DL2, DR2
Output capacitance	Co			6	pF	Yi, i = 1 ~ 40



Horizontal tolerance



Vertical tolerance

適用機種 APPLICABLE MODEL		LH5006A		尺電 SCALE	5/1	單位 UNIT	1 = 1/100	△			
板厚 THICKNESS	枚数 PIECES	材質 MATERIAL	仕上 FINISH	Sn plating		名称 NAME	EPT60AP				
日付 DATE	50. 7. 18			W-1 株式会社 電子部品事業本部		コード CODE					
設計 DESIGN	描図 DRAW	実地 TRACE	検閲 CHECK	承認 APPROVE	Integrated Circuits Div. SHARP CORPORATION		DRAWING No.	A-655-129			
改訂 DATE		改訂 内容 REVISION		担当者 CHARGE							