AP-440

APPLICATION NOTE

8XC51FA/FB/FC PCA Cookbook

February 1990

Order Number: 270851-001

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683

COPYRIGHT © INTEL CORPORATION, 1995

8XC51FA/FB/FC PCA COOKBOOK

CONTENTS	PAGE
PCA OVERVIEW	1
PCA TIMER/COUNTER	1
COMPARE/CAPTURE MODULES	3
CAPTURE MODE	5 7 7 9 10
COMPARE MODE	13
SOFTWARE TIMER	13
HIGH SPEED OUTPUT	15
WATCHDOG TIMER	18
PULSE WIDTH MODULATOR	19
CONCLUSION	21
APPENDICES	
A. Test Routines	A-1
B. Duty Cycle Calculation	B-1
C. Special Function Registers	C-1

FIGURES

1. PCA Timer/Counter and Compare/
Capture Modules 1
2. PCA Interrupt 4
3. PCA Capture Mode 5
4. Measuring Pulse Width 5
5. Measuring Period7
6. Measuring Frequency7
7. Measuring Duty Cycle 9
8. Measuring Phase Differences 10
9. Software Timer Mode 13
10. High Speed Output Mode 15
11. Watchdog Timer Mode 18
12. PWM Mode 19
13. CCAPnH Varies Duty Cycle

PAGE LISTINGS

LISTINGS	PAGE
1. Measuring Pulse Widths	6
2. Measuring Frequencies	8
3. Measuring Duty Cycle	9
4. Measuring Phase Differences	11
5. Software Timer	14
6. High Speed Output (Without Interrupt)	15
7. High Speed Output (With Interrupt) .	
8. High Speed Output (Single Pulse)	17
9. Watchdog Timer	19
10. PWM	21
TABLES	PAGE
1. PCA Timer/Counter Inputs	2
2. CMOD Values	2
3. Compare/Capture Mode Values	

This application note illustrates the different functions of the Programmable Counter Array (PCA) which are available on the 8XC51FA/FB/FC. Included are cookbook samples of code in typical applications to simplify the use of the PCA. Since all the examples are written in assembly language, it is assumed the reader is familiar with ASM51. For further information on these products or ASM51 refer to the Embedded Controller Handbook (Vol. I).

PCA OVERVIEW

The major new feature on the 8XC51FA/FB/FC is the Programmable Counter Array. The PCA provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy.

The PCA consists of a dedicated timer/counter which serves as the time base for an array of five compare/ capture modules. Figure 1 shows a block diagram of the PCA. Notice that the PCA timer and modules are all 16-bits. If an external event is associated with a module, that function is shared with the corresponding Port 1 pin. If the module is not using the port pin, the pin can still be used for standard I/O. Each of the five modules can be programmed in any one of the following modes:

- Rising and/or Falling Edge Capture
- Software Timer
- High Speed Output
- Watchdog Timer (Module 4 only)
- Pulse Width Modulator. (PWM)

All of these modes will be discussed later in detail. However, let's first look at how to set up the PCA timer and modules.

PCA TIMER/COUNTER

The timer/counter for the PCA is a free-running 16-bit timer consisting of registers CH and CL (the high and low bytes of the count values). It is the only timer which can service the PCA. The clock input can be selected from the following four modes:

- oscillator frequency \div 12 (Mode 0)
- oscillator frequency \div 4 (Mode 1)
- Timer 0 overflows (Mode 2)
- external input on P1.2 (Mode 3)




Figure 1. PCA Timer/Counter and Compare/Capture Modules

The table below summarizes the various clock inputs for each mode at two common frequencies. In Mode 0, the clock input is simply a machine cycle count, whereas in Mode 1 the input is clocked three times faster. In Mode 2, Timer 0 overflows are counted allowing for a range of slower inputs to the timer. And finally, if the input is external the PCA timer counts 1-to-0 transitions with the maximum clock frequency equal to $\frac{1}{8}$ x oscillator frequency.

PCA Timer/Counter Mode	Clock I	ncrements
FOA TIMET/Counter Mode	12 MHz	16 MHz
Mode 0: fosc / 12	1 μsec	0.75 µsec
Mode 1: fosc / 4	330 nsec	250 nsec
Mode 2*: Timer 0 Overflows Timer 0 programmed in:		
8-bit mode	256 µsec	192 µsec
16-bit mdoe	65 msec	49 msec
8-bit auto-reload	1 to 255 μsec	0.75 to 191 μsec
Mode 3: External Input MAX	0.66 µsec	0.50 µsec

Table 1. PCA Timer/Counter Inputs

*In Mode 2, the overflow interrupt for Timer 0 does not need to be enabled.

Special Function Register CMOD contains the Count Pulse Select bits (CPS1 and CPS0) to specify the PCA timer input. This register also contains the ECF bit which enables an interrupt when the counter overflows. In addition, the user has the option of turning off the PCA timer during Idle Mode by setting the Counter Idle bit (CIDL). This can further reduce power consumption by an additional 30%.

CMOD: Counter Mode Register

C	IDL	WDTE	_	_	_	CPS1	CPS0	ECF	
Addre	ss = 01	D9H				Reset Value = 00XX X00			

Not Bit Addressable

NOTE:

The user should write 0s to unimplemented bits. These bits may be used in future MCS-51 products to invoke new features, and in that case the inactive value of the new bit will be 0. When read, these bits must be treated as don't-cares.

Table 2 lists the values for CMOD in the four possible timer modes with and without the overflow interrupt enabled. This list assumes that the PCA will be left running during Idle Mode.

Table 2. CMOD Values	
----------------------	--

PCA Count Pulse Selected	CMOD value				
	without interrupt enabled	with interrupt enabled			
Internal clock, Fosc/12	00 H	01 H			
Internal clock, Fosc/ 4	02 H	03 H			
Timer 0 overflow	04H	05 H			
External clock at P1.2	06 H	07 H			

AP-440

The CCON register shown below contains the Counter Run bit (CR) which turns the timer on or off. When the PCA timer overflows, the Counter Overflow bit (CF) gets set. CCON also contains the five event flags for the PCA modules. The purpose of these flags will be discussed in the next section.

CCON: Counter Control Register

CF	CR	_	CCF4	CCF3	CCF2	CCF1	CCF0
Address = 0D8 Bit Addressable					I	Reset Value =	= 00X0 0000B

The PCA timer registers (CH and CL) can be read and written to at any time. However, to read the full 16-bit timer value simultaneously requires using one of the PCA modules in the capture mode and toggling a port pin in software. More information on reading the PCA timer is provided in the section on the Capture Mode.

COMPARE/CAPTURE MODULES

Each of the five compare/capture modules has a mode register called CCAPMn (n = 0,1,2,3,or 4) to select which function it will perform. Note the ECCFn bit which enables an interrupt to occur when a module's event flag is set.

CCAPMn: Compare/Capture Mode Register

_	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn
Address = 0	()				I	Reset Value =	= X000 0000B
	DBH (n = 1) DCH (n = 2)						
	DDH(n=3)						
0	DEH (n=4)						

Table 3 lists the CCAPMn values for each different mode with and without the PCA interrupt enabled; that is, the interrupt is optional for all modes. However, some of the PCA modes require software servicing. For example, the Capture modes need an interrupt so that back-to-back events can be recognized. Also, in most applications the purpose of the Software Timer mode is to generate interrupts in software so it would be useless not to have the interrupt enabled. The PWM mode, on the other hand, does not require CPU intervention so the interrupt is normally not enabled.

Table 3. Compare/Capture Mode Values

Module Function	CCAPMn Value					
	without interrupt enabled	with interrupt enabled				
Capture Positive only	20H	21 H				
Capture Negative only	10H	11 H				
Capture Pos. or Neg.	30H	31 H				
Software Timer	48H	49 H				
High Speed Output	4C H	4D H				
Watchdog Timer	48 or 4C H	_				
Pulse Width Modulator	42 H	43H				



It should be mentioned that a particular module can change modes within the program. For example, a module might be used to sample incoming data. Initially it could be set up to capture a falling edge transition. Then the same module can be reconfigured as a software timer to interrupt the CPU at regular intervals and sample the pin.


Each module also has a pair of 8-bit compare/capture registers (CCAPnH, CCAPnL) associated with it. These registers are used to store the time when a capture event occurred or when a compare event should occur. Remember, event times are based on the free-running PCA timer (CH and CL). For the PWM mode, the high byte register CCAPnH controls the duty cycle of the waveform.

When an event occurs, a flag in CCON is set for the appropriate module. This register is bit addressable so that event flags can be checked individually.

CCON: Counter Control Register

		<u> </u>					
CF	CR	—	CCF4	CCF3	CCF2	CCF1	CCF0
Address = 0	D8H				I	Reset Value =	= 00X0 0000B
Bit Addressat	ble						

These five event flags plus the PCA timer overflow flag share an interrupt vector as shown below. These flags are not cleared when the hardware vectors to the PCA interrupt address (0033H) so that the user can determine which event caused the interrupt. This also allows the user to define the priority of servicing each module.





An additional bit was added to the Interrupt Enable (IE) register for the PCA interrupt. Similarly, a high priority bit was added to the Interrupt Priority (IP) register.

IE: Interrupt Enable Register

EA	EC	ET2	ES	ET1	EX1	ET0	EX0		
Address = 0A8H Reset Value = 0000 0000B Bit Addressable Reset Value = 0000 0000B									
IP: Interrupt Priority Register									
— PPC PT2 PS PT1 PX1 PT0 PX0									
Address = 0B8H Reset Value = X000 0000B Bit Addressable Reset Value = X000 0000B									

Remember, each of the six possible sources for the PCA interrupt must be individually enabled as well—in the CCAPMn register for the modules and in the CCON register for the timer.

CAPTURE MODE

Both positive and negative transitions can trigger a capture with the PCA. This allows the PCA flexibility to measure periods, pulse widths, duty cycles, and phase differences on up to five separate inputs. This section gives examples of all these different applications.

Figure 3 shows how the PCA handles a capture event. Using Module 0 for this example, the signal is input to P1.3. When a transition is detected on that pin, the 16bit value of the PCA timer (CH,CL) is loaded into the capture registers (CCAP0H,CCAP0L). Module 0's event flag is set and an interrupt is flagged. The interrupt will then be generated if it has been properly enabled.

In the interrupt service routine, the 16-bit capture value must be saved in RAM before the next event capture occurs; a subsequent capture will write over the first capture value. Also, since the hardware does not clear the event flag, it must be cleared in software.

The time it takes to service this interrupt routine determines the resolution of back-to-back events with the same PCA module. To store two 8-bit registers and clear the event flag takes at least 9 machine cycles. That includes the call to the interrupt routine. At 12 MHz, this routine would take less than 10 microseconds. However, depending on the frequency and interrupt latency, the resolution will vary with each application.

Measuring Pulse Widths

To measure the pulse width of a signal, the PCA module must capture both rising and falling edges (see Figure 4). The module can be programmed to capture either edge if it is known which edge will occur first. However, if this is not known, the user can select which edge will trigger the first capture by choosing the proper mode for the module.

Listing 1 shows an example of measuring pulse widths. (It's assumed the incoming signal matches the one in Figure 4.) In the interrupt routine the first set of capture values are stored in RAM. After the second capture, a subtraction routine calculates the pulse width in units of PCA timer ticks. Note that the subtraction does not have to be completed in the interrupt service routine. Also, this example assumes that the two capture events will occur within 2^{16} counts of the PCA timer, i.e. rollovers of the PCA timer are not counted.




Figure 4. Measuring Pulse Width




Figure 3. PCA Capture Mode (Module 0)

Listing 1. Measuring Pulse Widths

; RAM locations to store capture values PULSE_WIDTH 30H 32H FLAG BIT 20H.0 ORG 0000H JMP PCA_INIT ORG 0033H JMP PCA_INTERRUPT PCA_INIT: ; Initialize PCA timer MOV CMOD, #OOH ; Input to timer = 1/12 X Fosc MOV CH, #OOH MOV CL, #OOH ; Initialize Module 0 in capture mode ; MOV CCAPMO, #21H ; Capture positive edge first ; for measuring pulse width ; SETB EC ; Enable PCA interrupt SETB EA SETB CR ; Turn PCA timer on CLR FLAG ; clear test flag ; Main program goes here ; This example assumes Module O is the only PCA module ; being used. If other modules are used, software must check which module's event caused the interrupt. PCA_INTERRUPT: ; Clear Module O's event flag CLR CCFO JB FLAG, SECOND_CAPTURE ; Check if this is the first ; capture or second FIRST_CAPTURE: ; Save 16-bit capture value MOV CAPTURE, CCAPOL ; in RAM MOV CAPTURE+1, CCAPOH MOV CCAPMO, #11H ; Change module to now capture ; falling edges SETB FLAG ; Signify 1st capture complete RETI SECOND_CAPTURE: PUSH ACC PUSH PSW CLR C MOV A, CCAPOL ; 16-bit subtract SUBB A, CAPTURE MOV PULSE_WIDTH, A ; 16-bit result stored in MOV A, CCAPOH SUBB A, CAPTURE+1 ; two 8-bit RAM locations MOV PULSE_WIDTH+1, A MOV CCAPMO, #21H ; Optional -- needed if user wants to ; measure next pulse width CLR FLAG POP PSW POP ACC RETI

AP-440

Measuring Periods

Measuring the period of a signal with the PCA is similar to measuring the pulse width. The only difference will be the trigger source for the capture mode. In Figure 5, rising edges are captured to calculate the period. The code is identical to Listing 1 except that the capture mode should not be changed in the interrupt routine. The result of the subtraction will be the period.




Figure 5. Measuring Period

Measuring Frequencies

Measuring a frequency with the PCA capture mode involves calculating a sample time for a known number of samples. In Figure 6, the time between the first capture and the "Nth" capture equals the sample time T. Listing 2 shows the code for N = 10 samples. It's assumed that the sample time is less than 2^{16} counts of the PCA timer.




Figure 6. Measuring Frequency

Listing 2. Measuring Frequencies

; RAM locations to store capture values 30H CAPTURE DATA PERIOD DATA 32H SAMPLE_COUNT DATA 34H FLAG BIT 20H.0 ORG 0000H JMP PCA_INIT ORG 0033H JMP PCA_INTERRUPT PCA_INIT: ; Initialization of PCA timer, Module 0, and interrupt is the ; same as in Listing 1. Also need to initialize the sample ; count. ; MOV SAMPLE_COUNT, #10D ; N = 10 for this example Main program goes here This code assumes only Module 0 is being used. PCA_INTERRUPT: CLR CCFO ; Clear module O's event flag JB FLAG, NEXT_CAPTURE FIRST_CAPTURE: MOV CAPTURE, CCAPOL MOV CAPTURE+1, CCAPOH SETB FLAG ; Signify first capture complete RETI NEXT_CAPTURE: DJNZ SAMPLE_COUNT, EXIT PUSH ACC PUSH PSW CLR C MOV A, CCAPOL ; 16-bit subtraction SUBB A, CAPTURE MOV PERIOD, A MOV A, CCAPOH SUBB A, CAPTURE+1 MOV PERIOD+1, A MOV SAMPLE_COUNT, #10D ; Reload for next period CLR FLAG POP PSW POP ACC EXIT: RETI

The user may instead want to measure frequency by counting pulses for a known sample time. In this case, one module is programmed in the capture mode to count edges (either rising or falling), and a second module is programmed as a software timer to mark the sample time. An example of a software timer is given later. For information on resolution in measuring frequencies, refer to Article Reprint AR-517, "Using the 8051 Microcontroller with Resonant Transducers," in the Embedded Controller Handbook.

Measuring Duty Cycles

To measure the duty cycle of an incoming signal, both rising and falling edges need to be captured. Then the duty cycle must be calculated based on three capture values as seen in Figure 7. The same initialization routine is used from the previous example. Only the PCA interrupt service routine is given in Listing 3.




Figure 7. Measuring Duty Cycle

Listing 3. Measuring Duty Cycle

; RAM locations to	-	
CAPTURE	DATA	30H
PULSE_WIDTH	DATA	32H
PERIOD FLAG_1	DATA BIT	•
FLAG_2	BIT	20H.1
;	DII	201.1
ORG OOOOH		
JMP PCA_INIT		
0RG 0033H		
JMP PCA_INTERRUPT		
•		
PCA_INIT:		
	,	nodule, and interrupt the same
,	. Capture posit:	ive edge first, then either
; edge.		
*******	******	******
•	Main program g	here
, ************************************		***************************************
•		
; This code assume	es only Module () is being used.
PCA_INTERRUPT:	•	
CLR CCFO	; Cle	ear Module O's event flag
JB FLAG_1, SEC)ND_CAPTURE	
;		
FIRST_CAPTURE:		
MOV CAPTURE, CO		
MOV CAPTURE+1,		
SETB FLAG_1		gnify first capture complete
MOV CCAPMO, #3 RETI	In ; Caj	pture either edge now
TITI		



Listing 3. Measuring Duty Cycle (Continued)

MOV A, CCAPOL SUBB A, CAPTURE MOV PULSE_WIDTH, A MOV A, CCAPOH SUBB A, CAPTURE+1 MOV PULSE_WIDTH+1, A	; Calculate pulse width ; 16-bit subtract ; Signify second capture complete	
	; Calculate period ; 16-bit subtract	
MOV PERIOD+1, A MOV CCAPMO, #21H CLR FLAG_1	; Optional - reconfigure module to ; capture positive edges for next ; cycle	

After the third capture, a 16-bit by 16-bit divide routine needs to be executed. This routine is located in Appendix B. Due to its length, it's up to the user whether the divide routine should be completed in the interrupt routine or be called as a subroutine from the main program. between two or more signals. For this example, two signals are input to Modules 0 and 1 as seen in Figure 8. Both modules are programmed to capture rising edges only. Listing 4 shows the code needed to measure the difference between these two signals. This code does not assume one signal is leading or lagging the other.

Measuring Phase Differences

Because the PCA modules share the same time base, the PCA is useful for measuring the phase difference




Figure 8. Measuring Phase Differences

Listing 4. Measuring Phase Differences

; RAM locations to store capture values CAPTURE_0 DATA 30H CAPTURE_1 DATA 32H PHASE DATA 34H BIT 20H.0 FLAG_O FLAG_1 BIT 20H.1 ORG 0000H JMP PCA_INIT 0RG 0033H JMP PCA_INTERRUPT PCA_INIT: ; Same initialization for PCA timer, and interrupt as ; in Listing 1. Initialize two PCA modules as follows: ; MOV CCAPMO, #21H ; Module O capture rising edges MOV CCAPMO, #21H ; Module 0 captu MOV CCAPM1, #21H ; Module 1 same ****** Main program goes here ; This code assumes only Modules 0 and 1 are being used. PCA_INTERRUPT: JB CCF0, MODULE_0 ; Determine which module's JB CCF1, MODULE_1 ; event caused the interrupt MODULE_0: ; Clear Module O's event flag CLR CCFO MOV CAPTURE_O, CCAPOL ; Save 16-bit capture value MOV CAPTURE_0+1, CCAPOH JB FLAG_1, CALCULATE_PHASE ; If capture complete on ; Module 1, go to calculation SETB FLAG_0 ; Signify capture on Module 0 RETI



Listing 4. Measuring Phase Differences (Continued)

MODULE_1: CLR CCF_1 MOV CAPTURE_1, CCAP1L MOV CAPTURE_1+1, CCAP1H JB FLAG_0, CALCULATE_PHASE SETB FLAG_1 RETI	; Clear Module 1's event flag ; If capture complete on ; Module 0, go to calculation ; Signify capture on Module 1
; CALCULATE_PHASE: PUSH ACC PUSH PSW CLR C	; This calculation does not ; have to be completed in the ; interrupt service routine
<pre>; JB FLAG_0, MODO_LEADING JB FLAG_1, MODI_LEADING .</pre>	
, MODO_LEADING: MOV A, CAPTURE_1 SUBB A, CAPTURE_0 MOV PHASE, A MOV A, CAPTURE_1+1 SUBB A, CAPTURE_0+1 MOV PHASE+1, A CLR FLAG_0 JMP EXIT	
; MOD1_LEADING: MOV A, CAPTURE_0 SUBB A, CAPTURE_1 MOV PHASE, A MOV A, CAPTURE_0+1 SUBB A, CAPTURE_1+1 MOV PHASE+1, A CLR FLAG_1 EXIT: POP PSW POP ACC RETI	

Reading the PCA Timer

Some applications may require that the PCA timer be read instantaneously as a real-time event. Since the timer consists of two 8-bit registers (CH,CL), it would normally take two MOV instructions to read the whole timer. An invalid read could occur if the registers rolled over in the middle of the two MOVs.

However, with the capture mode a 16-bit timer value can be loaded into the capture registers by toggling a port pin. For example, configure Module 0 to capture falling edges and initialize P1.3 to be high. Then when the user wants to read the PCA timer, clear P1.3 and the full 16-bit timer value will be saved in the capture registers. It's still optional whether the user wants to generate an interrupt with the capture.

COMPARE MODE

In this mode, the 16-bit value of the PCA timer is compared with a 16-bit value pre-loaded in the module's compare registers. The comparison occurs three times per machine cycle in order to recognize the fastest possible clock input, i.e. $\frac{1}{4}$ x oscillator frequency. When there is a match, one of three events can happen:

(1) an interrupt — Software Timer mode

(2) toggle of a port pin — High Speed Output mode

(3) a reset — Watchdog Timer mode.

Examples of each compare mode will follow.

SOFTWARE TIMER

In most applications a software timer is used to trigger interrupt routines which must occur at periodic intervals. Figure 9 shows the sequence of events for the Software Timer mode. The user preloads a 16-bit value in a module's compare registers. When a match occurs between this compare value and the PCA timer, an event flag is set and an interrupt is flagged. An interrupt is then generated if it has been enabled.

If necessary, a new 16-bit compare value can be loaded into (CCAPOH, CCAPOL) during the interrupt routine. The user should be aware that the hardware temporarily disables the comparator function while these registers are being updated so that an invalid match will not occur. That is, a write to the low byte (CCAPnO) disables the comparator while a write to the high byte (CCAPOH) re-enables the comparator. For this reason, user software must write to CCAPOL first, then CCAPOH. The user may also want to hold off any interrupts from occurring while these registers are being updated. This can easily be done by clearing the EA bit. See the code example in Listing 5.




Figure 9. Software Timer Mode (Module 0)



```
Listing 5. Software Timer
```

```
; Generate an interrupt in software every 20 msec
; Frequency = 12 MHz
; PCA clock input = 1/12 \times Fosc \rightarrow 1 \mu sec
; Calculate reload value for compare registers:
           20 msec
:
            ----- = 20,000 counts
;
            1 µsec/count
:
ORG 0000H
JMP PCA_INIT
0RG 0033H
JMP PCA_INTERRUPT
PCA_INIT:
; Initialize PCA timer same as in Listing 1
; MOV CCAPMO, #49H ; Module 0 in Software Timer mode
MOV CCAPOL, #LOW(20000) ; Write to low byte first
MOV CCAPOH, #HIGH(20000)
;
   SETB EC
                           ; Enable PCA interrupt
   SETB EA
   SETB CR
                           ; Turn on PCA timer
;
   ******
;
  Main program goes here
;
PCA_INTERRUPT:
                          ; Clear Module O's event flag
   CLR CCFO
   PUSH ACC
   PUSH PSW
                          ; Hold off interrupts
; 16-Bit Add
; Next match will occur
   CLR EA
   MOV A, #LOW(20000)
ADD A, CCAPOL
                           ; 20,000 counts later
   MOV CCAPOL, A
   MOV A, #HIGH(20000)
   ADDC A, CCAPOH
  MOV CCAPOH, A
   SETB EA
;
        •
        .
; Continue with routine
;
  •
;
  POP PSW
  POP ACC
  RETI
```

HIGH SPEED OUTPUT

The High Speed Output (HSO) mode toggles a port pin when a match occurs between the PCA timer and the preloaded value in the compare registers (see Figure 10). The HSO mode is more accurate than toggling pins in software because the toggle occurs *before* branching to an interrupt, i.e. interrupt latency will not effect the accuracy of the output. In fact, the interrupt is optional. Only if the user wants to change the time for the next toggle is it necessary to update the compare registers. Otherwise, the next toggle will occur when the PCA timer rolls over and matches the last compare value. Examples of both are shown.




Figure 10. High Speed Output Mode (Module 0)

Without any CPU intervention, the fastest waveform the PCA can generate with the HSO mode is a 30.5 Hz signal at 16 MHz. Refer to Listing 6. By changing the PCA clock input, slower waveforms can also be generated.

Listing 6. High Speed Output (Without Interrupt)

```
; Maximum output with HSO mode without interrupts = 30.5 Hz signal
                  = 16 MHz
;
 Frequency
; PCA clock input = 1/4 x Fosc \rightarrow 250 nsec
;
  MOV CMOD, #02H
  MOV CL, #OOH
  MOV CH, #OOH
  MOV CCAPMO, #4CH
                          ; HSO mode without interrupt enabled
                          ; Write to low byte first
  MOV CCAPOL, #OFFH
                          ; Pl.3 will toggle every 2<sup>16</sup> counts
  MOV CCAPOH, #OFFH
                          ; or 16.4 msec
                          ; Period = 30.5 \text{ Hz}
  SETB CR
                          ; Turn on PCA timer
```

AP-440

In this next example, the PCA interrupt is used to change the compare value for each toggle. This way a variable frequency output can be generated. Listing 7 shows an output of 1 KHz at 16 Mhz.

Listing 7.1	High Speed Output (With Interrupt)
	+ 2000 counts $\frac{500 \ \mu sec}{n sec / count}$ = 2000 counts
200	270851–11
ORG 0000H JMP PCA_INIT ORG 0033H JMP PCA_INTERRUPT	
; PCA_INIT:	
MOV CMOD, #02H MOV CL, #00H MOV CH, #00H	; Clock input = 250 nsec ; at 16 MHz
MOV CCAPMO, #4DH	; Module 0 in HSO mode with ; PCA interrupt enabled
MOV CCAPOH, #HIGH(1000) CLR P1.3	; PCA interrupt enabled ; t = 1000 (arbitrary)
;	Enchle DOA date much
SETB EC SETB EA	; Enable PCA interrupt
SETB CR	; Turn on PCA timer
*************	*******
, Main progra	am goes here
; ; This code assumes only Modu PCA_INTERRUPT:	ule 0 is being used.
CLR CCFO PUSH ACC PUSH FSW	; Clear Module O's event flag
CLR EA	; Hold off interrupts
MOV A, #LOW(2000)	; 16-bit add
ADD A, CCAPOL	; 2000 counts later, Pl.3
MOV CCAPOL, A MOV A, #HIGH(2000) ADDC A, CCAPOH	; will toggle
MOV CCAPOH, A SETB EA	
POP PSW	
POP ACC Reti	
11211	

Another option with the HSO mode is to generate a single pulse. Listing 8 shows the code for an output with a pulse width of 20 μ sec. As in the previous example, the PCA interrupt will be used to change the time for the toggle. The first toggle will occur at time "t". After 80 counts of the PCA timer, 20 μ sec will have expired, and the next toggle will occur. Then the HSO mode will be disabled.

	← 20 μsec →	
	† †	
	t t + 80 counts	
	$\frac{20 \ \mu \text{sec}}{100 \text{ sec}} = 80 \ \text{counts}$	
	250 nsec/count 270851-12	
ORG 0000H		
JMP PCA_INIT		
ORG 0033H		
JMP PCA_INTERRUPT		
; PCA_INIT:		
MOV CMOD, #02H	; Clock input = 250 nsec	
MOV CL, #OOH	; at 16 MHz	
MOV CH, #OOH		
MOV CCAPMO, #4DH	; Module 0 in HSO mode with	
MOV CCAPOL, #LOW(1000)	; PCA interrupt enabled	
MOV CCAPOH, #HIGH(1000)	; t = 1000 (arbitrary)	
CLR P1.3		
; SETB EC	· Enchlo DOA intermut	
SETB EA	; Enable PCA interrupt	
DETD ER		
SETB CR	: Turn on PCA timer	
SETB CR	; Turn on PCA timer	
;	; Turn on PCA timer	
;	m goes here	
;		
; ; Main progra ;	m goes here	
; ; Main progra ; This code assumes only Modu	m goes here	
; ; Main progra ; ; ; This code assumes only Modu PCA_INTERRUPT:	um goes here 	
; ; Main progra ; ; ; This code assumes only Modu PCA_INTERRUPT: CLR CCF0	m goes here	
; ; Main progra ; ; ; This code assumes only Modu PCA_INTERRUPT: CLR CCFO JNB P1.3, DONE	um goes here 	
; ; Main progra ; ; ; This code assumes only Modu PCA_INTERRUPT: CLR CCF0	um goes here 	
; ; Main progra ; ; ; This code assumes only Modu PCA_INTERRUPT: CLR CCFO JNE P1.3, DONE ;	um goes here 	
; ; Main progra ; ; This code assumes only Modu PCA_INTERRUPT: CLR CCFO JNB P1.3, DONE ; PUSH ACC PUSH PSW CLR EA	m goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts	
; ; Main progra ; ; This code assumes only Modu PCA_INTERRUFT: CLR CCFO JNB P1.3, DONE ; PUSH ACC PUSH ACC PUSH FSW CLR EA MOV A, #LOW(80)	m goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts ; 16-bit add	
; ; Main progra ; ; This code assumes only Modu PCA_INTERRUFT: CLR CCF0 JNB P1.3, DONE ; PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAPOL	mm goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later, Pl.3	
; ; Main progra ; ; This code assumes only Modu PCA_INTERRUFT: CLR CCF0 JNB Pl.3, DONE ; PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAPOL MOV CCAPOL, A	m goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts ; 16-bit add	
<pre>; Main progra ; Main progra ; This code assumes only Modu PCA_INTERRUPT: CLR CCF0 JNB P1.3, DONE ; PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAPOL MOV CCAPOL, A MOV A, #HIGH(80)</pre>	mm goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later, Pl.3	
<pre>; Main progra ; ; Main progra ; ; This code assumes only Modu PCA_INTERRUPT: CLR CCF0 JNB P1.3, DONE ; PUSH ACC PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAPOL MOV CAPOL, A MOV A, #HIGH(80) ADDC A, CCAPOH</pre>	mm goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later, Pl.3	
<pre>; Main progra ; Main progra ; This code assumes only Modu PCA_INTERRUPT: CLR CCF0 JNB P1.3, DONE ; PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAPOL MOV CCAPOL, A MOV A, #HIGH(80)</pre>	mm goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later, Pl.3	
<pre>; Main progra ; ; Main progra ; ; This code assumes only Modu PCA_INTERRUPT: CLR CCF0 JNB P1.3, DONE ; PUSH ACC PUSH ACC PUSH FSW CLR EA MOV A, #LOW(80) ADD A, CCAPOL MOV CAPOL, A MOV A, #HIGH(80) ADDC A, CCAPOH MOV CCAPOH, A</pre>	mm goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later, Pl.3	
<pre>;</pre>	mm goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later, Pl.3	
<pre>;</pre>	mm goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later, Pl.3	
<pre>; Main progra ; Main progra ; This code assumes only Modu PCA_INTERRUPT: CLR CCF0 JNB P1.3, DONE ; PUSH ACC PUSH ACC PUSH PSW CLR EA MOV A, #LGH(80) ADD A, CCAPOL MOV CCAPOL, A MOV A, #HIGH(80) ADDC A, CCAPOH MOV CCAPOH, A SETE EA POP PSW POP ACC REII ;</pre>	mm goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later, Pl.3	
<pre>; Main progra ; Main progra ; Main progra ; ; This code assumes only Modu PCA_INTERRUPT: CLR CCF0 JNB P1.3, DONE ; PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAPOL MOV CCAPOL, A MOV CCAPOL, A MOV CCAPOL, A MOV CCAPOL, A MOV CCAPOH, A SETB EA POP PSW POP ACC RETI</pre>	mm goes here le O is being used. ; Clear Module O's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later, Pl.3	

WATCHDOG TIMER

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems which are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module which can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed.

Figure 11 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

In order to hold off the reset, the user has three options:

- (1) periodically change the compare value so it will never match the PCA timer,
- (2) periodically change the PCA timer value so it will never match the compare value, or
- (3) disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.



The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for *all* modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

Listing 9 shows the code for initializing the watchdog timer. Module 4 can be configured in either compare mode, and the WDTE bit in CMOD must also be set. The user's software then must periodically change (CCAP4H,CCAP4L) to keep a match from occurring with the PCA timer (CH,CL). This code is given in the WATCHDOG routine.

This routine should not be part of an interrupt service routine. Why? Because if the program counter goes astray and gets stuck in an infinite loop, interrupts will still be serviced and the watchdog will keep getting reset. Thus, the purpose of the watchdog would be defeated. Instead call this subroutine from the main program within 2¹⁶ count of the PCA timer.




Figure 11. Watchdog Timer Mode (Module 4)

Listing 9. Watchdog Timer

```
INIT_WATCHDOG:
  MOV CCAPM4, #4CH
                       ; Module 4 in compare mode
                        ; Write to low byte first
  MOV CCAP4L, #OFFH
  MOV CCAP4H, #OFFH
                        ; Before PCA timer counts up to
                        ; FFFF Hex, these compare values
                        ; must be changed
  ORL CMOD, #40H
                        ; Set the WDTE bit to enable the
                        ; watchdog timer without changing
                        ; the other bits in CMOD
 ************
 Main program goes here, but CALL WATCHDOG periodically.
 **************
WATCHDOG:
                       ; Hold off interrupts
  CLR EA
  MOV CCAP4L, #00
                       ; Next compare value is within
  MOV CCAP4H, CH
                        ; 255 counts of the current PCA
  SETB EA
                        ; timer value
  RET
```

PULSE WIDTH MODULATOR

The PCA can generate 8-bit PWMs by comparing the low byte of the PCA timer (CL) with the low byte of the compare registers (CCAPnL). When CL < CCAPnL the output is low. When CL \geq CCAPnL the output is high.

To control the duty cycle of the output, the user actually loads a value into the high byte CCAPnH (see Figure 12). Since a write to this register is asynchronous, a new value is not shifted into CCAPnL for comparison until

the next period of the output: that is, when CL rolls over from 255 to 00. This mechanism provides "glitchfree" writes to CCAPnH when the duty cycle of the output is changed.

CCAPnH can contain any integer from 0 to 255, but Figure 13 shows a few common duty cycles and the corresponding values for CCAPnH. Note that a 0% duty cycle can be obtained by writing to the port pin directly with the CLR bit instruction. To calculate the CCAPnH value for a given duty cycle, use the following equation:

CCAPnH = 256 (1 - Duty Cycle)

where CCAPnH is an 8-bit integer and Duty Cycle is expressed as a fraction.




Figure 12. PWM Mode (Module 0)

int_{el}.




Figure 13. CCAPnH Varies Duty Cycle

Table 4. PWM Frequencies.

PCA Timer Mode	PWM Frequency			
	12 MHz	16 MHz		
1/12 Osc. Frequency	3.9 KHz	5.2 KHz		
1/4 Osc. Frequency	11.8 KHz	15.6 KHz		
Timer 0 Overflow:				
8-bit	15.5 Hz	20.3 Hz		
16-bit	0.06 Hz	0.08 Hz		
8-bit Auto-Reload	3.9 KHz to 15.3 Hz	5.2 KHz to 20.3 Hz		
External Input (Max)	5.9 KHz	7.8 KHz		

Listing 10. PWM

INIT-PWM:	
MOV CMOD, #02H	; Clock input = 250 nsec at 16 MHz
MOV CL, #OOH	; Frequency of output = 15.6 KHz
MOV CH, #OOH	
MOV CCAPMO, #42H	; Module O in PWM mode
MOV CCAPOL, #OOH	
MOV CCAPOH, #128D	; 50 percent duty cycle
;	
SETB CR	; Turn on PCA timer

The frequency of the PWM output will depend on which of the four inputs is chosen for the PCA timer. The maximum frequency is 15.6 KHz at 16 MHz. Refer to Table 4 for a summary of the different PWM frequencies possible with the PCA.

Listing 10 shows how to initialize Module 0 for a PWM signal at 50% duty cycle. Notice that no PCA interrupt is needed to generate the PWM (i.e no software overhead!). To create a PWM output on the 8051 requires a hardware timer plus software overhead to toggle the port pin. The advantage of the PCA is obvious, not to mention it can support up to 5 PWM outputs with just one chip.

CONCLUSION

This list of examples with the PCA is by no means exhaustive. However, the advantages of the PCA can easily be seen from the given applications. For example, the PCA can provide better resolution than Timers 0, 1 and 2 because the PCA clock rate can be three times faster. The PCA can also perform many tasks that these hardware timers can not, i.e. measure phase differences between signals or generate PWMs. In a sense, the PCA provides the user with five more timer/counters in addition to Timers 0, 1 and 2 on the 8XC51FA/FB.

Appendix A includes test routines for all the software examples in this application note. The divide routine for calculating duty cycles is in Appendix B. And finally, Appendix C is a table of the Special Function Registers for the 8XC51FA/FB with the new or modified registers **boldfaced**.

int_{el}.

APPENDIX A TEST ROUTINES

	Listing 1a - Meas	uring Pulse Widths		
nomod51				
nosymbols	3			
nolist				
include (re	g252.pdf)			
list				
Varia	ables			
	-			
APTURE		ATA 30H		
ULSE_WID LAG	лн р. В	ATA 32H IT 20H.0		
LAG	B	201.0		
RG 0000H				
MP PCA_IN				
RG 0033H				
	NTERRUPT			
-				
Initia	alize PCA timer			
CA_INIT:	MOV CMOD, #00	н	; Input to PCA timer = 1/12 x Fosc	
	MOV CH, #00			
	MOV CL, #00			
Inter				
Initia	alize Module 0 in cap		· Comburg as sitis a day (instance Dd C	
	MOV CCAPM0, #	210	; Capture positive edge first on P1.3	
	MOV CCAPOH, #	00		
	MOV CCAPOL, #			
	SETB EC		; Enable PCA interrupt	
	SETB EA			
	SETB CR		; Turn PCA timer on	
	CLR FLAG		; Clear test flag	

	1	est program only		
VAIT:	JMP \$; Wait for PCA interrupt	
	JMP WAIT		, item to the state of the stat	
******	******	**************	************	
			odule being used. If	
othe	PCA module's are	being used, softwa	are must check which	
moo	dule's event flag cau	sed the interrupt.		
	DUDT.			
	CLR CCF0		; Clear module 0's event flag	
CA_INTER		ND_CAPTURE	, orear module o's event hag	
CA_INTER				
PCA_INTER	JB FLAG, SECO			
-				
-	TURE:	CCAPOL		
PCA_INTER				

int_el.

	MOV CCAPM0, #11H	; Change module to now capture ; falling edges	
	SETB FLAG RETI	; Signify first capture complete	
; SECOND	CAPTURE:		
	PUSH ACC		
	PUSH PSW		
	CLR C		
	MOV A, CCAPOL SUBB A, CAPTURE	; 16-bit subtract	
	MOV PULSE_WIDTH, A		
	MOV A, CCAPOH		
	SUBB A, CAPTURE+1		
	MOV PULSE_WIDTH+1, A		
;	MOV CCAPM0, #21H	· Ontional if your wants to managers	
	CLR FLAG	; Optional if user wants to measure ; next pulse width	
	POP PSW		
	POP ACC		
	RETI		
; END			
END			270851-17

	Listing 1b - Measuring	Periods		
;	Browing In			
\$nomod51				
\$nosymbols				
\$nolist				
\$include (reg	g252.pdf)			
\$list				
; Varia	ables			
;				
CAPTURE		30H		
PERIÓD	DATA	32H		
FLAG	BIT	20H.0		
;				
ORG 0000H JMP PCA_IN	ит			
;				
ORG 0033H				
JMP PCA_IN	ITERRUPT			
;				
	lize PCA timer			
PCA_INIT:	MOV CMOD, #00H		; Input to timer = 1/12 x Fosc	
	MOV CH, #00H			
	MOV CL, #00			
;				
; Initia	ilize Module 0 in capture	node		
	MOV CCAPM0, #21H		; Capture rising edges on P1.3	
	MOV CCAPOH, #00			
	MOV CCAPOL, #00			
;				
	SETB EC		; Enable PCA interrupt	
	SETB EA			
	SETB CR		; Turn PCA timer on	
	CLR FLAG		Clear test flag	
;			•	
**********	***********	*******	****************	
;	Test program	only		
;				
WAIT:	JMP \$; Wait for PCA interrupt	
	JMP WAIT		******	
. ************************************	~~~~~ ~ ~~ ~ ~ ~~~~~~~~~~~~~~~~~~~~~~~	******	***************************************	
; Thio	ando nonumon only Med	ula 0 io hoine	used if other modules	
	code assumes only Mod			
	peing used, software mus	t check which	r module s hag caused	
, uner	nterrupt.			
I DOA INITED				
PCA_INTER				
	CLR CCF0		; Clear module 0's event flag	
	JB FLAG, SECOND_C	APTURE		
;				
FIRST_CAP				
	MOV CAPTURE, CCA			
	MOV CAPTURE+1, CC	APOH		
				270851-18

int_{el}.

	SETB FLAG RETI	; Signify first capture complete	
; SECOND	CAPTURE:		
	PUSH ACC		
	PUSH PSW		
	CLR C		
	MOV A, CCAPOL	; 16-Bit subtraction	
	SUBB A, CAPTURE		
	MOV PERIOD, A		
	MOV A, CCAP0H SUBB A, CAPTURE+1		
	MOV PERIOD+1, A		
:	mot r Emobri, A		
,	CLR FLAG		
	POP PSW		
	POP ACC		
	RETI		
;			
END		27085	

	Listing 2 - Meas	uring Fregue	encies		
nomod51 nosymbols					
Snolist					
Sinclude (reg	252.pdf)				
list					
Varial	bles				
CAPTURE	C	ATA	30H		
PERIOD		ATA	32H		
SAMPLE_CO		ATA	34H		
LAG	E	ЭГТ	20H.0		
ORG 0000H					
JMP PCA_IN	п				
DRG 0033H IMP PCA_IN	TERRUPT				
Initia	lize DCA timer				
; Initiai PCA_INIT:	lize PCA timer MOV CMOD, #0	0H		; Input to PCA timer = 1/12 x Fosc	
-VA_INT.	MOV CH, #00			, input to PCA timer = 1/12 x Pose	
	MOV CL, #00				
;					
Initia	lize Module 0 in ca MOV CCAPM0,			; Capture positive edges on P1.3	
	MOV CCAPOH,				
	MOV CCAPOL, #	#00			
	MOV SAMPLE_	COUNT, #10	D	; N = 10 for this example	
,	SETB EC			; Enable PCA interrupt	
	SETB EA			,	
	SETB CR			; Turn PCA timer on	
	CLR FLAG			; Test flag	
; , **************	********	*******	********	****	
,	Test pro	gram only			
, WAIT:	JMP \$; Wait for PCA interrupt	
	JMP WAIT	*******	********	******	
;		-			
, ; This	code assumes on	ly Module 0	is being	used.	
, PCA_INTERI	RUPT:				
	CLR CCF0			; Clear module 0's event flag	
	JB FLAG, NEXT	_CAPTURE			
;					
					270851-20

EXIT:	RETI		
	CLR FLAG POP PSW POP ACC		
;	MOV SAMPLE_COUNT, #10D	; Reload for next capture	
	SUBB A, CAPTURE MOV PERIOD, A MOV A, CCAP0H SUBB A, CAPTURE+1 MOV PERIOD+1, A		
	PUSH ACC PUSH PSW CLR C MOV A, CCAPOL	; 16-Bit subtraction	
NEXT_CAF	PTURE: DJNZ SAMPLE_COUNT, EXIT		
FIRST_CAI	MOV CAPTURE, CCAPOL MOV CAPTURE+1, CCAPOH SETB FLAG RETI	; Signify first capture complete	

;	Listing 3 - Measuring Duty Cyd	<u>cle</u>		
\$nomod51 \$nosymbols \$nolist \$include (reg \$list				
Varia	bles			
CAPTURE PULSE_WID PERIOD		30H 32H 34H		
FLAG_1 FLAG_2	BIT BIT	20H.0 20H.1		
, ORG 0000H JMP PCA_IN	ШΤ			
DRG 0033H JMP PCA_IN				
;	lize PCA timer MOV CMOD, #00H MOV CH, #00 MOV CL, #00		; Input to PCA timer = 1/12 x Fosc	
Initia	lize Module 0 in capture mode MOV CCAPM0, #21H		; Capture positive edge first on P1.3	
	MOV CCAP0H, #00 MOV CCAP0L, #00			
	CLR FLAG_1 CLR FLAG_2		; Clear test flags	
;	SETB EC SETB EA		; Enable PCA interrupt	
:	SETB CR		; Turn PCA timer on	
, ************************************	Test program only	*******	***************************************	
; WAIT:	JMP \$ JMP WAIT		; Wait for PCA interrupt	
**************************************			**************************************	
;	code assumes Module 0 is the c		A module being used.	
PCA_INTER	RUPT: CLR CCF0 JB FLAG_1, SECOND_CAPT(JRE	; Clear module 0's event flag	
;				270851-22

FIRST_CA	MOV CAPTURE, CCAPOL MOV CAPTURE+1, CCAPOH SETB FLAG_1 MOV CCAPM0, #31H	; Signify first capture complete ; Capture either edge now	
	RETI	; Capture eitner edge now	
; SECOND_(CAPTURE: PUSH ACC PUSH PSW JB FLAG_2, THIRD_CAPTURE CLR C	; Calculate pulse width	
	MOV A, CCAPOL SUBB A, CAPTURE MOV PULSE_WIDTH, A MOV A, CCAPOH SUBB A, CAPTURE+1 MOV PULSE_WIDTH+1, A	; 16-bit subtract	
;	SETB FLAG_2 POP PSW POP ACC RETI	; Signify second capture complete	
; THIRD_CA	PTUBE		
	CLR C MOV A, CCAPOL SUBB A, CAPTURE MOV PERIOD, A MOV A, CCAPOH SUBB A, CAPTURE+1 MOV PERIOD+1, A	; Calculate period ; 16-bit subtract	
	MOV CCAPM0, #21H CLR FLAG_1 CLR FLAG_2 POP PSW POP ACC RETI	; Optional- reconfigure module to ; capture positive edges for ; next cycle	
; END			270851-23

	<u>Listing 4 - Measurir</u>	ng Phase Differen	ces
nomod51 nosymbols nolist			
include (reg ilist	252.pdf)		
Varial	bles		
APTURE_0	DAT	а зон	
APTURE_1	DAT		
PHASE	DAT	A 34H	
LAG_0	BIT	20H.0	
LAG_1	BIT	20H.1	
DRG 0000H	т		
WIF FCA_IN			
DRG 0033H IMP PCA_IN	TERRIJPT		
_			
Initial CA_INIT:	lize PCA timer		
CA_INIT:	MOV CMOD, #00H MOV CH, #00 MOV CL, #00		; Input to PCA timer = 1/12 x Fosc
Initio	lize Modules 0 & 1 in	eentuure meede	
Initia	MOV CCAPMO, #21	H	; Capture positive edges on P1.3
	MOV CCAP0H, #00		
	MOV CCAPOL, #00		
	MOV CCAPM1, #21	н	; Capture positive edges on P1.4
	MOV CCAP1H, #00 MOV CCAP1L, #00		
	MOV R0, #0FFH		; Used for test program only
	MOV R1, #0FFH		,
			; Clear test flags
	CLR FLAG_0		
	CLR FLAG_0 CLR FLAG_1		
	CLR FLAG_1 SETB EC		; Enable PCA interrupt
	CLR FLAG_1		; Enable PCA interrupt ; Turn PCA timer on

***********		******************	
	Test program only		
MAIN:	CALL TOG1 CALL DELAY2 CALL TOG2 JMP MAIN	; Generate two waveforms ; with known phase difference	
; TOG1:	CPL P1.6 CALL DELAY1 RET	; These two waveforms are input to ; P1.3 and P1.4	
; TOG2:	CPL P1.5 CALL DELAY1 RET		
; DELAY1:	DJNZ R0, \$ RET		
; DELAY2:	DJNZ R1, \$ RET		
;	code assumes only Modules 0 and 1 a	re being used.	
PCA_INTERF	JB CCF0, MODULE_0 JB CCF1, MODULE_1 JB CCF1, MODULE_1	; Determine which module's event ; caused the interrupt	
; MODULE 0:			
	CLR CCF0 MOV CAPTURE_0, CCAP0L MOV CAPTURE_0+1, CCAP0H JB FLAG_1, CALCULATE_PHASE	; Clear Module 0's event flag ; If capture is complete on Module 1,	
	SETB FLAG_0 RETI	; go to calculation ; Signify capture complete on ; Module 0	
; MODULE_1:			
_	CLR CCF1 MOV CAPTURE_1, CCAP1L MOV CAPTURE_1+1, CCAP1H	; Clear Module 1's event flag	
	JB FLAG_0, CALCULATE_PHASE SETB FLAG_1	; If capture is complete on Module 0, ; go to calculation ; Signify capture complete	
	RETI	; Module 1	
; CALCULATE	PHASE:		
	PUSH ACC	; This calculation does not have to	
	PUSH PSW CLR C	; be completed in the interrupt ; service routine	
3	JB FLAG_0, MOD0_LEADING		
			270851-25

;			
MOD0_LE			
	MOV A, CAPTURE_1	; 16-bit subtraction	
	SUBB A, CAPTURE_0 MOV PHASE, A		
	MOV FRASE, A MOV A, CAPTURE_1+1		
	SUBB A, CAPTURE 0+1		
	MOV PHASE+1, A		
	CLR FLAG 0		
	JMP EXIT		
;			
MOD1_LE	ADING:		
	MOV A, CAPTURE_0	; 16-bit subtraction	
	SUBB A, CAPTURE_1		
	MOV PHASE, A		
	MOV A, CAPTURE_0+1		
	SUBB A, CAPTURE_1+1		
	MOV PHASE+1, A		
EXIT:	CLR FLAG_1		
EALL	POP PSW		
	POP ACC		
	RETI		
•			
, END			
			270851-26

·	Listing 5. Softwar	e Timer	
\$nomod51	V V V V		
\$nosymbol	s		
\$nolist			
\$include (re	eg252.pdf)		
\$list			
; Soft	tware Timer mode which interrupts ev	very 20 msec with Fosc = 12 MHz.	
; ORG 0000H	I		
JMP PCA_II	NIT		
ORG 0033H	l		
JMP PCA_I	NTERRUPT		
; Initi	alize PCA timer		
PCA_INIT:	MOV CMOD, #00H	; Input to PCA timer = 1/12 x Fosc	
04_000	MOV CH, #00		
	MOV CL, #00		
;			
	MOV CCAPM0, #49H	; Software Timer mode with interrupt	
	MOV CCAPOL, #LOW(20000)	; Write to low byte first	
	MOV CCAP0H, #HIGH(20000)		
;	SETB EC	; Enable PCA interrupt	
	SETB EA	, chubic r on interrupt	
	SETB CR	; Turn PCA timer on	
;			
; **********	********	*****************	
:	Test program only		
, WAIT:	JMP \$; Wait for PCA interrupt	
	JMP WAIT		
1		**************	
Thi	s code assumes Module 0 is the only		
; Thi: ; oth	s code assumes Module 0 is the only er PCA module's are being used, sof	module being used. If	
; oth	s code assumes Module 0 is the only er PCA module's are being used, sof dule's event flag caused the interrupi	r module being used. If tware must check which	
; oth ; mo	er PCA module's are being used, soft dule's event flag caused the interrupt	r module being used. If tware must check which	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrup RRUPT:	r module being used. If tware must check which t.	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrup RRUPT: CLR CCF0	r module being used. If tware must check which	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrup RRUPT:	r module being used. If tware must check which t.	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrup RRUPT: CLR CCF0 PUSH ACC	r module being used. If tware must check which t. ; Clear module 0's event flag	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrup RRUPT: CLR CCF0 PUSH ACC PUSH PSW	r module being used. If tware must check which t.	
; oth	er PCA module's are being used, sof dule's event flag caused the interrup RRUPT: CLR CCF0 PUSH ACC PUSH PSW CLR EA	y module being used. If tware must check which t. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; Next match will occur 20,000	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrupt RRUPT: CLR CCF0 PUSH ACC PUSH PSW CLR EA MOV A, #LOW(20000) ADD A, CCAP0L MOV CCAP0L, A	y module being used. If tware must check which t. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrupi RRUPT: CLR CCF0 PUSH ACC PUSH PSW CLR EA MOV A, #LOW(20000) ADD A, CCAP0L MOV CCAP0L, A MOV A, #HIGH(20000)	y module being used. If tware must check which t. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; Next match will occur 20,000	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrup RRUPT: CLR CCF0 PUSH ACC PUSH PSW CLR EA MOV A, #LOW(20000) ADD A, CCAP0L MOV CCAP0L, A MOV A, #HIGH(20000) ADDC A, CCAP0H	y module being used. If tware must check which t. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; Next match will occur 20,000	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrupt RRUPT: CLR CCF0 PUSH ACC PUSH PSW CLR EA MOV A, #LOW(20000) ADD A, CCAP0L MOV CCAP0L, A MOV A, #HIGH(20000) ADDC A, CCAP0H MOV CCAP0H, A	y module being used. If tware must check which t. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; Next match will occur 20,000	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrupi RRUPT: CLR CCF0 PUSH ACC PUSH PSW CLR EA MOV A, #LOW(20000) ADD A, CCAP0L MOV CCAP0L, A MOV A, #HIGH(20000) ADDC A, CCAP0H MOV CCAP0H, A SETB EA	y module being used. If tware must check which t. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; Next match will occur 20,000	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrup RRUPT: CLR CCF0 PUSH ACC PUSH PSW CLR EA MOV A, #LOW(20000) ADD A, CCAP0L MOV CCAP0L, A MOV A, #HIGH(20000) ADDC A, CCAP0H MOV CCAP0H, A SETB EA POP PSW	y module being used. If tware must check which t. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; Next match will occur 20,000	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrup RRUPT: CLR CCF0 PUSH ACC PUSH PSW CLR EA MOV A, #LOW(20000) ADD A, CCAP0L MOV CCAP0L, A MOV CAP0L, A MOV CAP0H MOV CCAP0H MOV CCAP0H, A SETB EA POP PSW POP ACC	y module being used. If tware must check which t. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; Next match will occur 20,000	
; oth ; mo	er PCA module's are being used, sof dule's event flag caused the interrup RRUPT: CLR CCF0 PUSH ACC PUSH PSW CLR EA MOV A, #LOW(20000) ADD A, CCAP0L MOV CCAP0L, A MOV A, #HIGH(20000) ADDC A, CCAP0H MOV CCAP0H, A SETB EA POP PSW	y module being used. If tware must check which t. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; Next match will occur 20,000	

	Listing 6. High Spe	ed Output (without interrupt)	
nomod51			
nosymbols			
nolist			
include (reg	252.pdf)		
list			
нѕо	mode without PCA interrupt	Maximum frequency output = 30.5 Hz	
	sc = 16 MHz.		
DRG 0000H			
IMP PCA_IN	т		
Initio	lize PCA timer		
PCA INIT:	MOV CMOD, #02H	; Input to PCA timer = 1/4 x Fosc	
-CA_INT.	MOV CH, #00 MOV CH, #00	, input to PCA timer = 1/4 x Posc	
	MOV CL, #00		
	MOV CCAPM0, #4CH	; HSO Mode without interrupt enabled	
	MOV CCAP0L, #0FFH	Write to low byte first	
	MOV CCAPOH, #0FFH	P1.3 will toggle every 65,536 counts	
		; or 16.4 msec at Fosc = 16 MHz	
		; Period = 30.5 Hz	
	SETB CR	; Turn PCA timer on	
; END			
			270851-28

		d Output (with interrupts)	
nomod51 nosymbols			
nolist			
include (reg	252.pdf)		
list			
HSO	mode with variable frequency.	This example outputs a 1KHz signal	
with I	Fosc = 16 MHz.		
DRG 0000H			
MP PCA_IN	ІТ		
_			
DRG 0033H			
MP PCA_IN	TERRUPT		
Initia	lize PCA timer		
CA_INIT:	MOV CMOD, #02H	; Input to PCA timer = 1/4 x Fosc	
	MOV CH, #00		
	MOV CL, #00		
	MOV CCAPMO, #4DH	; HSO mode with interrupt enabled	
	MOV CCAP0L, #LOW(1000)	; t = 1000 arbitrary	
	MOV CCAPOH, #HIGH(1000)		
	CLR P1.3		
	SETB EC	; Enable PCA interrupt	
	SETB EA		
	SETB CR	; Turn PCA timer on	
*****	******	************************	
i -	Test program only		
; WAIT:	JMP \$; Wait for PCA interrupt	
	JMP WAIT	, null of tox monope	
***********	******	************	
Thio	code assumes Module 0 is the	only module being used. If	
	r PCA module's are being used		
	ule's event flag caused the inte		
PCA_INTER	CLR CCF0	; Clear module 0's event flag	
	PUSH ACC	, ener means of overthining	
	PUSH PSW		
	CLR EA	; Hold off interrupts : 16-bit add	
	MOV A, #LOW(2000)		
	MOV A, #LOW(2000) ADD A, CCAP0L MOV CCAP0L, A	; 2000 counts later P1.3 ; will toggle	
	ADD A, CCAPOL MOV CCAPOL, A MOV A, #HIGH(2000)		
	ADD A, CCAPÒL MOV CCAPOL, A MOV A, #HIGH(2000) ADDC A, CCAPOH		
	ADD A, CCAPOL MOV CCAPOL, A MOV A, #HIGH(2000)		270851–29
	ADD A, CCAPOL MOV CCAPOL, A MOV A, #HIGH(2000) ADDC A, CCAPOH MOV CCAPOH, A SETB EA		270851–29
	ADD A, CCAPOL MOV CCAPOL, A MOV A, #HIGH(2000) ADDC A, CCAPOH MOV CCAPOH, A SETB EA POP PSW		270851–29
	ADD A, CCAPOL MOV CCAPOL, A MOV A, #HIGH(2000) ADDC A, CCAPOH MOV CCAPOH, A SETB EA POP PSW POP ACC		270851–29
	ADD A, CCAPOL MOV CCAPOL, A MOV A, #HIGH(2000) ADDC A, CCAPOH MOV CCAPOH, A SETB EA POP PSW		270851–29

	Listing 8. High Speed	d Output (Single Pulse)	
Snomod51 Snosymbols Snolist			
Sinclude (reg Slist	g252.pdf)		
HSO	mode generates a single pulse	width of 20 usecs with Fosc = 16 MHz.	
DRG 0000H IMP PCA_IN	IT		
DRG 0033H IMP PCA_IN	TERRUPT		
Initia PCA_INIT:	lize PCA timer MOV CMOD, #02H MOV CH, #00 MOV CL, #00	; Input to PCA timer = 1/4 x Fosc	
	MOV CCAPM0, #4DH MOV CCAP0L, #LOW(1000) MOV CCAP0H, #HIGH(1000) CLR P1.3	; HSO mode with interrupt enabled ; t = 1000 arbitrary	
	SETB EC SETB EA	; Enable PCA interrupt	
	SETB CR	; Turn PCA timer on	
******	Test program only	***************************************	
WAIT:	JMP \$ JMP WAIT	; Wait for PCA interrupt	
*******	************	*******************************	
	and a second black de la la bla	only module being used. If	
othe	r PCA module's are being used ule's event flag caused the inte		
othe mod	r PCA module's are being used ule's event flag caused the inte RUPT:	rrupt.	
othe mod PCA_INTER	r PCA module's are being used ule's event flag caused the inte		
othe mod PCA_INTER	r PCA module's are being used ule's event flag caused the inte RUPT: CLR CCF0 JNB P1.3, DONE PUSH ACC	rrupt.	
othe mod PCA_INTER	r PCA module's are being used ule's event flag caused the inte RUPT: CLR CCF0 JNB P1.3, DONE	rrupt.	
othe mod PCA_INTER	r PCA module's are being used ule's event flag caused the inte RUPT: CLR CCF0 JNB P1.3, DONE PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80)	rrupt. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add	
othe mod PCA_INTER	r PCA module's are being used ule's event flag caused the inte RUPT: CLR CCF0 JNB P1.3, DONE PUSH ACC PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAP0L	rrupt. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later P1.3	
othe mod PCA_INTER	r PCA module's are being used ule's event flag caused the inte RUPT: CLR CCF0 JNB P1.3, DONE PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80)	rrupt. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add	270851-31
othe mod PCA_INTER	r PCA module's are being used ule's event flag caused the inte RUPT: CLR CCF0 JNB P1.3, DONE PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAP0L MOV CAPOL, A MOV A, #HIGH(80) ADDC A, CCAP0H	rrupt. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later P1.3	270851–31
othe mod PCA_INTER	r PCA module's are being used ule's event flag caused the inte RUPT: CLR CCF0 JNB P1.3, DONE PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAP0L MOV CAP0L, A MOV A, #HIGH(80) ADDC A, CCAP0H MOV CCAP0H, A SETB EA	rrupt. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later P1.3	270851–31
othe mod PCA_INTER	r PCA module's are being used ule's event flag caused the inte RUPT: CLR CCF0 JNB P1.3, DONE PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAP0L MOV A, #HIGH(80) ADD A, CCAP0L MOV A, #HIGH(80) ADDC A, CCAP0H MOV CCAP0H, A SETB EA POP PSW	rrupt. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later P1.3	270851–31
othe mod PCA_INTER	r PCA module's are being used ule's event flag caused the inte RUPT: CLR CCF0 JNB P1.3, DONE PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAP0L MOV CAP0L, A MOV A, #HIGH(80) ADDC A, CCAP0H MOV CCAP0H, A SETB EA	rrupt. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later P1.3	270851–31
; othe	r PCA module's are being used ule's event flag caused the inte RUPT: CLR CCF0 JNB P1.3, DONE PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAPOL MOV CCAPOL, A MOV A, #HIGH(80) ADDC A, CCAPOH MOV CCAPOH, A SETB EA POP PSW POP ACC	rrupt. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later P1.3	270851–31
; othe ; mod PCA_INTER ;	r PCA module's are being used ule's event flag caused the inte RUPT: CLR CCF0 JNB P1.3, DONE PUSH ACC PUSH PSW CLR EA MOV A, #LOW(80) ADD A, CCAPOL MOV CCAPOL, A MOV A, #HIGH(80) ADDC A, CCAPOH MOV CCAPOH, A SETB EA POP PSW POP ACC	rrupt. ; Clear module 0's event flag ; Hold off interrupts ; 16-bit add ; 80 counts later P1.3	270851–31

,	Listing 9. Watchdo	og Timer	
\$nomod51 \$nosymbols \$nolist \$include (reg \$list	1252.pdf)		
;			
ORG 0000H JMP PCA_IN	іт		
; Initia	lize PCA timer		
PCA_INIT:	MOV CMOD, #00H MOV CH, #00 MOV CL, #00	; Input to PCA timer = 1/12 x Fosc	
;	MOV CCAPM4, #4CH MOV CCAP4L, #0FFH MOV CCAP4H, #0FFH	; Module 4 in compare mode ; Write to low byte first ; Before PCA timer counts up to FFFF Hex, ; these compare values must be changed	
	ORL CMOD, #40H	; Set the WDTE bit to enable watchdog timer	
;	SETB CR	; Turn PCA timer on	
;	******	****************	
,	Test progra	am only	
START:	MOV R1, #120D MOV R0, #0FFH	; Delay for approx. 60 msec	
, MAIN:	DJNZ R0, \$ DJNZ R1, MAIN CALL WATCHDOG JMP START	; Check that watchdog never causes a reset	
,*************************************	********	**********	
; WATCHDOG	:		
	CLR EA MOV CCAP4L, #00H MOV CCAP4H, CH SETB EA RET	; Hold off interrupts ; Next compare value is within ; 255 counts of the current PCA ; timer value	
; END			270851-33

;	Listing 10. Pulse	Width Modulator	
\$nomod51			
\$nosymbols			
\$nolist			
\$include (reg	(252.pdf)		
\$list			
:			
-			
. PWM	mode Maximum frequenc	y output = 15.6 KHz with Fosc = 16 Mhz.	
:		,	
ORG 0000H			
JMP PCA IN	IT		
. –			
, · Initia	lize PCA timer		
PCA INIT:	MOV CMOD, #02H	; Input to PCA timer = 1/4 x Fosc	
FCA_MIT.	MOV CH, #00	; At 16 MHz, frequency = 15.6 KHz	
	MOV CL, #00	, At to mile, nequency = 15.0 kmz	
	WOV CL, #00		
;	MOV COADNO #40H	; PWM Mode	
	MOV CCAPM0, #42H		
	MOV CCAPOL, #00H	; Write to low byte first	
	MOV CCAP0H, #128D	; 50 percent duty cycle	
	SETB CR	; Turn PCA timer on	
;			
END			270851-34

int_{el}.

AP-440

APPENDIX B Duty Cycle Calculation

\$DEBUG		
SHORT_DIVISION SEGMEN	IT CODE	
EXTRN DATA(PULSE_WIDT PUBLIC DUTY_CYCLE_CAL		
RSEG SHORT_DIVISION		
.*************************************	***************************************	
; DUTY_CYCLE	E_CALCULATION	
CALCULATES DUTY_	_CYCLE = PULSE_WIDTH / PERIOD	
; a rectangular waveform. ; the duty cycle of the wav ; returned in DUTY_CYCLI ; duty cycle is between 0 a ; contains the two BCD dig	16-bit pulse width and period measurements of The output is a 9-bit BCD number representing reform. The low 8 bits of the result are E. The 9th bit is the carry bit in the PSW. If the and 99 percent, the carry bit is 0 and DUTY_CYCLE gits representing the duty cycle as a percent. ercent, the carry bit is 1 and DUTY_CYCLE	
	2 bytes in externally defined DATA E_WIDTH, high byte at PULSE_WIDTH+1)	
PERIOD (low byte at PERIC	2 bytes in externally defined DATA DD, high byte at PERIOD+1)	
OUTPUT: DUTY_CYCLE	1 byte in externally defined DATA	
VARIABLES AND REGIS	TERS MODIFIED:	
, FULSE_WIDTH, DU , ACC, B, PSW, R2, F		
; ; ERROR EXIT: Exit with (OV = 1 indicates PULSE_WIDTH > PERIOD.	
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	******	
DUTY_CYCLE_CALCULATI MOV A,PERIOD+1 CJNE A,PULSE_W MOV A,PERIOD		
CJNE A, PULSE_W	IDTH,NOT_EQUAL	270851-35

intel

270851-36

EQUAL:	
SETB	C
MOV	DUTY_CYCLE,#0
CLR	ov
RET	
NOT_EQUAL:	
JNC	CONTINUE
SETB	
RET	
CONTINUE:	
MOV	112,80
MOV	
MOV	R3,#0
TIMES_TWO:	
MOV	A, PULSE WIDTH
BLC	Α
MOV	PULSE WIDTH,A
MOV	A,PULSE_WIDTH+1
RLC	A
MOV	PULSE_WIDTH+1,A
MOV	
RLC	A
MOV COMPARE:	R3,A
	R3,#0,DONE
	A,PULSE_WIDTH+1
	A,PERIOD+1,DONE
	A, PULSE WIDTH
CJNE	A,PERIOD,DONE
DONE:	
CPL	C
BUILD DUTY	CYCLE
MOV	
RLC	A
MOV	DUTY_CYCLE,A
JNB	ACC.0,LOOP_CONTROL
SUBTRACT:	
	A,PULSE_WIDTH
	A,PERIOD
	PULSE_WIDTH,A
	A,PULSE_WIDTH+1
	A,PERIOD+1 PULSE WIDTH+1,A
MOV	
SUBB	
MOV	
LOOP CONTR	
	R2,TIMES_TWO
	· _

FINAL_TIMES_TV	VO:
	PULSE_WIDTH
RLC A	-
	JLSE_WIDTH,A
	PULSE_WIDTH+1
RLC A	
MOV PL	JLSE_WIDTH+1,A
MOV A,	R3
RLC A	
MOV R	
FINAL_COMPARI	
	s,#0,FINAL_DONE PULSE_WIDTH+1
	PERIOD+1,FINAL DONE
	PULSE WIDTH
	PERIOD,FINAL_DONE
FINAL DONE:	
	DNVERT TO BCD
ADD A	#1
MOV D	JTY_CYCLE,A
	DNVERT_TO_BCD
CLR O	V
RET	
CONVERT_TO_B	
MOV A	DUTY_CYCLE
MUL A	
XCH A	
SWAP A	
	JTY_CYCLE,A
MOV A	#10
MUL A	
XCH A	
	JTY_CYCLE,A
MOV A,	
MUL A	
MOV A	
CJNE A	
	DUTY_CYCLE
ADD A, DA A	#1
	JTY_CYCLE,A
OUT: RET	
END	
	270851–37

inte

APPENDIX C

A map of the Special Function Register (SFR) space is shown in Table A1. Those registers which are new or have new bits added for the 8XC51FA/FB/FC have been **boldfaced**.

Note that not all of the addresses are occupied. Unoccupied addresses are not implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have no effect.

User software should not write 1s to these unimplemented locations, since they may be used in future 8051 family products to invoke new features. In that case the reset or inactive values of the new bits will always be 0, and their active values will be 1.

		Table A1. S	Special Funct	ion Register	Memory Map	o and Values	After Reset		
F8		CH 00000000	CCAP0H XXXXXXXX	CCAP1H XXXXXXXX	CCAP2H XXXXXXXX	ССАРЗН ХХХХХХХХ	CCAP4H XXXXXXXX		FF
F0	* B 00000000								F7
E8		CL 00000000	CCAP0L XXXXXXXX	CCAP1L XXXXXXXX	CCAP2L XXXXXXXX	CCAP3L XXXXXXXX	CCAP4L XXXXXXXX		EF
E0	* ACC 00000000								E7
D8	CCON 00X00000	CMOD 00XXX000	CCAPM0 X0000000	CCAPM1 X0000000	CCAPM2 X0000000	CCAPM3 X0000000	CCAPM4 X0000000		DF
D0	* PSW 00000000								D7
C8		T2MOD XXXXXXX0	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000			CF
C0									C7
B8	* IP X0000000	SADEN 00000000							BF
B0	* P3 11111111								В7
A8	* IE 00000000	SADDR 00000000							AF
A0	* P2 11111111								A7
98	* SCON 00000000	* SBUF XXXXXXXX							9F
90	* P1 11111111								97
88	* TCON 00000000	* TMOD 00000000	* TL0 00000000	* TL1 00000000	* TH0 00000000	* TH1 00000000			8F
80	* P0 11111111	* SP 00000111	* DPL 00000000	* DPH 00000000				*PCON ** 00XX0000	87

Table A1. Special Function Register Memory Map and Values After Reset

* = Found in the 8051 core (See 8051 Hardware Description in the Embedded Controller Handbook for explanations of these SFRs). ** = See description of PCON SFR. Bit PCON.4 is not affected by reset.

X = Undefined.