


```

20
21 library IEEE;
22 use IEEE.STD_LOGIC_1164.ALL;
23 use IEEE.STD_LOGIC_ARITH.ALL;
24 use IEEE.STD_LOGIC_UNSIGNED.ALL;
25
26 ---- Uncomment the following library declaration if instantiating
27 ---- any Xilinx primitives in this code.
28 --library UNISIM;
29 --use UNISIM.VComponents.all;
30
31 entity DAC is
32 port(
33     clk_in: in std_logic;
34     ce_in: in std_logic;
35     data_in : in std_logic_vector(11 downto 0);
36
37     clk_in_2: in std_logic;
38     ce_in_2: in std_logic;
39     data_in_2 : in std_logic_vector(11 downto 0);
40
41     PD : out std_logic;
42     REFSELECT : out std_logic;
43     DATA : out std_logic_vector(11 downto 0);
44
45     DAC_CLK : out std_logic;
46     DAC_CLK2 : out std_logic);
47 end DAC;
48
49 architecture Behavioral of DAC is
50
51 begin
52     PD <= '0';
53     REFSELECT <= '0';
54     CLOCK_OUT_DATA_TO_P160 : process (clk_in)
55     begin
56         if rising_edge(clk_in) then
57
58             if ce_in_2 = '1' then
59                 if ce_in = '1' then
60                     DATA(10 downto 0)<= data_in(10 downto 0);
61                     DATA(11) <= NOT(data_in(11));
62                     DAC_CLK <= '1';
63                     DAC_CLK2 <= '0';
64                 else
65                     DAC_CLK <= '0';
66                     DAC_CLK2 <= '1';
67                 end if;
68             end if;
69         end if;
70     end process;
71
72 end Behavioral;

```