

**REGISTER 20-1: ADCON0: A/D CONTROL REGISTER 0 (ACCESS FC2h)**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
VCFG1	VCFG0	CHS3 <sup>(2)</sup>	CHS2 <sup>(2)</sup>	CHS1 <sup>(2)</sup>	CHS0 <sup>(2)</sup>	GO/DONE	ADON
bit 7							bit 0

<b>Legend:</b>			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 **VCFG1:** Voltage Reference Configuration bit (VREF- source)

1 = VREF- (AN2)

0 = AVSS

bit 6 **VCFG0:** Voltage Reference Configuration bit (VREF+ source)

1 = VREF+ (AN3)

0 = AVDD

bit 5-2 **CHS<3:0>:** Analog Channel Select bits<sup>(2)</sup>

0000 = Channel 00 (AN0)

0001 = Channel 01 (AN1)

0010 = Channel 02 (AN2)

0011 = Channel 03 (AN3)

0100 = Channel 04 (AN4)

0101 = Channel 05 (AN5)<sup>(1)</sup>

0110 = Channel 06 (AN6)<sup>(1)</sup>

0111 = Channel 07 (AN7)<sup>(1)</sup>

1000 = Channel 08 (AN8)

1001 = Channel 09 (AN9)

1010 = Channel 10 (AN10)

1011 = Channel 11 (AN11)

1100 = Channel 12 (AN12)

1101 = (Reserved)

1110 = VDDCORE

1111 = VBG Absolute Reference (~1.2V)<sup>(3)</sup>

bit 1 **GO/DONE:** A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress

0 = A/D Idle

bit 0 **ADON:** A/D On bit

1 = A/D Converter module is enabled

0 = A/D Converter module is disabled

**REGISTER 20-2: ADCON1: A/D CONTROL REGISTER 1 (ACCESS FC1h)**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCAL	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit 0

<b>Legend:</b>			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 **ADFM:** A/D Result Format Select bit

1 = Right justified

0 = Left justified

bit 6 **ADCAL:** A/D Calibration bit

1 = Calibration is performed on next A/D conversion

0 = Normal A/D Converter operation

bit 5-3 **ACQT<2:0>:** A/D Acquisition Time Select bits

111 = 20 TAD

110 = 16 TAD

101 = 12 TAD

100 = 8 TAD

011 = 6 TAD

010 = 4 TAD

001 = 2 TAD

000 = 0 TAD

bit 2-0 **ADCS<2:0>:** A/D Conversion Clock Select bits

110 = Fosc/64

101 = Fosc/16

100 = Fosc/4

011 = FRC (clock derived from A/D RC oscillator)<sup>(1)</sup>

010 = Fosc/32

001 = Fosc/8

000 = Fosc/2

**REGISTER 20-3: ANCON0: A/D PORT CONFIGURATION REGISTER 2 (BANKED F48h)**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7 <sup>(1)</sup>	PCFG6 <sup>(1)</sup>	PCFG5 <sup>(1)</sup>	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 7-0                      PCFG<7:0>: Analog Port Configuration bits (AN<7:0>)  
   1 = Pin configured as a digital port  
   0 = Pin configured as an analog channel – digital input disabled and reads '0'

**Note 1:** These bits are not implemented on 28-pin devices.

**REGISTER 20-4: ANCON1: A/D PORT CONFIGURATION REGISTER 1 (BANKED F49h)**

R/W-0	r	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
VBGEN	—	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 7							bit 0

**Legend:**

r = Reserved  
R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 7                      **VBGEN:** 1.2V Band Gap Reference Enable bit  
   1 = 1.2V band gap reference is powered on  
   0 = 1.2V band gap reference is turned off to save power (if no other modules are requesting it)

bit 6                      **Reserved:** Always maintain as '0' for lowest power consumption

bit 5                      **Unimplemented:** Read as '0'

bit 4-0                      PCFG<12:8>: Analog Port Configuration bits (AN<12:8>)  
   1 = Pin configured as a digital port  
   0 = Pin configured as an analog channel – digital input disabled and reads '0'