

## **ADS830**

# **Speed** 8-Bit, 60MHz Sampling ANALOG-TO-DIGITAL CONVERTER

## **FEATURES**

- HIGH SNR: 49.5dB
- INTERNAL/EXTERNAL REFERENCE OPTION
- SINGLE-ENDED OR DIFFERENTIAL ANALOG INPUT
- PROGRAMMABLE INPUT RANGE: 1Vp-p/2Vp-p

LOW POWER: 170mWLOW DNL: 0.2LSB

SINGLE +5V SUPPLY OPERATION

20-PIN SSOP PACKAGE

## **APPLICATIONS**


- MEDICAL IMAGING
- VIDEO DIGITIZING
- COMMUNICATIONS
- DISK-DRIVE CONTROL

## DESCRIPTION

The ADS830 is a pipeline, CMOS analog-to-digital converter that operates from a single +5V power supply. This converter provides excellent performance with a single-ended input and can be operated with a differential input for added spurious performance. This high performance converter includes an 8-bit quantizer, high bandwidth track/hold, and a high accuracy internal reference. It also allows for the user to disable the internal reference and utilize external references. This external reference option provides excellent gain and offset matching when used in multi-channel applications or in applications where DC full scale range adjustment is required.

The ADS830 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin needed for medical imaging, communications, video, and test instrumentation.

The ADS830 is specified at a maximum sampling frequency of 60MHz and a single-ended input range of 1.5V to 3.5V. The ADS830 is available in a 20-lead SSOP package and is pin-for-pin compatible with the 8-bit, 80MHz ADS831.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111

Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# **SPECIFICATIONS**

At  $T_A = \text{full}$  specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 60MHz, and external reference, unless otherwise noted.

|  |                           |            | ADS830E              |                       |                      |
|--|---------------------------|------------|----------------------|-----------------------|----------------------|
| PARAMETER  | CONDITIONS                | MIN TYP    |                      | MAX                   | UNITS                |
| RESOLUTION   | JTION                     |            | 8 Guaranteed         |                       | Bits                 |
| SPECIFIED TEMPERATURE RANGE  | Ambient Air               | -40 to +85 |                      |                       | °C                   |
| ANALOG INPUT   |                           |            |                      |                       |                      |
| Standard Single-Ended Input Range  | 2Vp-p                     | 1.5        |                      | 3.5                   | V                    |
| Optional Single-Ended Input Range<br>Common-Mode Voltage   | 1Vp-p                     | 2          | 2.5                  | 3                     | V<br>V               |
| Optional Differential Input Range  | 2Vp-p                     | 2          | 2.5                  | 3                     | V V                  |
| Analog Input Bias Current  | P                         | _          | 1                    |                       | μA                   |
| Input Impedance  |                           |            | 1.25    5            |                       | MΩ    pF             |
| Track-Mode Input Bandwidth   | -3dBFS                    |            | 300                  |                       | MHz                  |
| CONVERSION CHARACTERISTICS Sample Rate   |                           | 104        |                      | 60M                   | Comples/s            |
| Data Latency   |                           | 10k        | 4                    | OUIVI                 | Samples/s<br>Clk Cyc |
| DYNAMIC CHARACTERISTICS  |                           |            | •                    |                       | Oik Oyo              |
| Differential Linearity Error (Largest Code Error)  |                           |            |                      |                       |                      |
| f = 1MHz   |                           |            | ±0.1                 | ±1.0                  | LSB                  |
| f = 10MHz  |                           |            | ±0.2                 |                       | LSB                  |
| No Missing Codes   |                           |            | Guaranteed           | .4.5                  | LSBs                 |
| Integral Nonlinearity Error, f = 1MHz Spurious Free Dynamic Range <sup>(1)</sup>                                 |                           |            | ±0.3                 | ±1.5                  | LODS                 |
| f = 1MHz (–1dB input)  |                           |            | 67                   |                       | dBFS(2)              |
| f = 10MHz (-1dB input)   |                           | 54         | 65                   |                       | dBFS                 |
| Two-Tone Intermodulation Distortion <sup>(3)</sup>   |                           |            |                      |                       |                      |
| f = 9.5MHz and 9.9MHz (-7dB each tone)<br>Signal-to-Noise Ratio (SNR)  | Referred to Full Scale    |            | -60                  |                       | dBc                  |
| f = 1MHz   | Referred to Full Scale    |            | 49.5                 |                       | dB                   |
| f = 10MHz  |                           | 47         | 49.5                 |                       | dB                   |
| Signal-to-(Noise + Distortion) (SINAD)   | Referred to Full Scale    |            |                      |                       |                      |
| f = 1MHz   |                           | 45         | 48                   |                       | dB                   |
| f = 10MHz<br>Effective Number of Bits <sup>(4)</sup> , f = 1MHz  |                           | 45         | 48<br>7.7            |                       | dB<br>Bits           |
| Differential Gain Error  | NTSC, PAL                 |            | 0.2                  |                       | %                    |
| Differential Phase Error   | NTSC, PAL                 |            | 0.2                  |                       | degrees              |
| Output Noise   | Input Tied to Common-Mode |            | 0.2                  |                       | LSBs rms             |
| Aperture Delay Time<br>Aperture Jitter   |                           |            | 3<br>1.2             |                       | ns<br>no rmo         |
| Overvoltage Recovery Time  |                           |            | 2                    |                       | ps rms<br>ns         |
| Full-Scale Step Acquisition Time   |                           |            | 2.5                  |                       | ns                   |
| DIGITAL INPUTS   |                           |            |                      |                       |                      |
| Logic Family   |                           | CM         | OS/TTL Compatib      | ole                   |                      |
| Convert Command  | Start Conversion          | Rising     | Edge of Convert      |                       | ١                    |
| High Level Input Current <sup>(5)</sup> (V <sub>IN</sub> = 5V)<br>Low Level Input Current (V <sub>IN</sub> = 0V) |                           |            |                      | 100<br>10             | μA<br>μA             |
| High Level Input Voltage   |                           | +2.4       |                      | 10                    | V                    |
| Low Level Input Voltage  |                           |            |                      | +1.0                  | V                    |
| Input Capacitance  |                           |            | 5                    |                       | pF                   |
| DIGITAL OUTPUTS  |                           |            | <br>IOS/TTL Compatil | <br>                  |                      |
| Logic Family<br>Logic Coding   |                           |            | Straight Offset Bina |                       |                      |
| Low Output Voltage (I <sub>OL</sub> = 50μA)  | VDRV = 5V                 |            | <br>                 | +0.1                  | V                    |
| Low Output Voltage, (I <sub>OL</sub> = 1.6mA)  |                           |            |                      | +0.2                  | v                    |
| High Output Voltage, $(I_{OH} = 50\mu A)$  |                           | +4.9       |                      |                       | V                    |
| High Output Voltage, (I <sub>OH</sub> = 0.5mA)   | VDDV CV                   | +4.8       |                      |                       | V                    |
| Low Output Voltage, (I <sub>OL</sub> = 50μA)<br>High Output Voltage, (I <sub>OH</sub> = 50μA)                    | VDRV = 3V                 | +2.8       |                      | +0.1                  | V<br>V               |
| Output Voltage, (ι <sub>OH</sub> = 50μΑ)   |                           | 72.0       | 5                    |                       | pF                   |
| ACCURACY (External Reference, 2Vp-p, Unle  | ss Otherwise Noted)       |            |                      |                       | i ' '                |
| Zero Error (Referred to -FS)   | at 25°C                   | -2.5       | ±0.25                | +2.5                  | %FS                  |
| Zero Error Drift (Referred to -FS)   |                           |            | ±53                  | _                     | ppm/°C               |
| Gain Error Drift(6)  | at 25°C                   | -2.5       | ±0.3                 | +2.5                  | %FS                  |
| Gain Error Drift <sup>(6)</sup><br>Power Supply Rejection of Gain  | $\Delta V_S = \pm 5\%$    |            | ±75<br>58            |                       | ppm/°C<br>dB         |
| Internal REFT Tolerance  | Deviation from Ideal 3.0V |            | ±10                  | ±100                  | mV                   |
| Internal REFB Tolerance  | Deviation from Ideal 2.0V |            | ±10                  | ±100                  | mV                   |
| External REFT Voltage Range  |                           | REFB + 0.8 | 3.0                  | V <sub>S</sub> – 1.25 | V                    |
| External REFB Voltage Range  | DEET : DEED               | 1.25       | 2.0                  | REFT – 0.8            | V                    |
| Reference Input Resistance   | REFT to REFB              | 1          | 800                  |                       | kΩ                   |




## **SPECIFICATIONS**

At T<sub>A</sub> = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 60MHz, and external reference, unless otherwise noted.

|                                   |                    | ADS830E |      |       |       |
|-----------------------------------|--------------------|---------|------|-------|-------|
| PARAMETER                         | CONDITIONS         | MIN     | TYP  | MAX   | UNITS |
| POWER SUPPLY REQUIREMENTS         |                    |         |      |       |       |
| Supply Voltage: +V <sub>S</sub>   | Operating          | +4.75   | +5.0 | +5.25 | V     |
| Supply Current: +I <sub>S</sub>   | Operating          |         | 37   | 45    | mA    |
| Power Dissipation: VDRV = 5V      | External Reference |         | 185  | 225   | mW    |
| VDRV = 3V                         | External Reference |         | 170  |       | mW    |
| VDRV = 5V                         | Internal Reference |         | 215  |       | mW    |
| VDRV = 3V                         | Internal Reference |         | 200  |       | mW    |
| Thermal Resistance, $\theta_{JA}$ |                    |         |      |       |       |
| 20-Lead SSOP                      |                    |         | 115  |       | °C/W  |

NOTES: (1) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (2) dBFS means dB relative to Full Scale. (3) Two-tone intermodulation distortion is referred to the largest fundamental tone. This number will be 6dB higher if it is referred to the magnitude of the two-tone fundamental envelope. (4) Effective number of bits (ENOB) is defined by (SINAD – 1.76)/6.02. (5) A  $50k\Omega$  pull-down resistor is inserted internally. (6) Excludes internal reference.

#### PIN CONFIGURATION



#### **PIN DESCRIPTIONS**

| PIN | DESIGNATOR | DESCRIPTION                                    |
|-----|------------|--|
| 1   | GND        | Ground   |
| 2   | Bit 1      | Data Bit 1 (D7) (MSB)                          |
| 3   | Bit 2      | Data Bit 2 (D6)                                |
| 4   | Bit 3      | Data Bit 3 (D5)                                |
| 5   | Bit 4      | Data Bit 4 (D4)                                |
| 6   | Bit 5      | Data Bit 5 (D3)                                |
| 7   | Bit 6      | Data Bit 6 (D2)                                |
| 8   | Bit 7      | Data Bit 7 (D1)                                |
| 9   | Bit 8      | Data Bit 8 (D0) (LSB)                          |
| 10  | CLK        | Convert Clock                                  |
| 11  | RSEL       | Input Range Select: HI = 2V; LO = 1V           |
| 12  | INT/EXT    | Reference Select: HI = External; LO = Internal |
| 13  | REFB       | Bottom Reference                               |
| 14  | REFT       | Top Reference                                  |
| 15  | СМ         | Common-Mode Voltage Output                     |
| 16  | ĪN         | Complementary Input                            |
| 17  | IN         | Analog Input                                   |
| 18  | GND        | Ground   |
| 19  | +VS        | +5V Supply                                     |
| 20  | VDRV       | Output Logic Drive Supply Voltage              |

#### PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE             | PACKAGE<br>DRAWING<br>NUMBER <sup>(1)</sup> | SPECIFIED<br>TEMPERATURE<br>RANGE | PACKAGE<br>MARKING | ORDERING<br>NUMBER    | TRANSPORT<br>MEDIA     |
|---------|---------------------|---|-----------------------------------|--------------------|-----------------------|------------------------|
| ADS830E | 20-Lead SSOP (QSOP) | 349   | –40°C to +85°C                    | ADS830E            | ADS830E<br>ADS830E/1K | Rails<br>Tape and Reel |

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.

#### **ABSOLUTE MAXIMUM RATINGS**

| +V <sub>S</sub>      | +6V    |
|----------------------|--------|
| Analog Input         |        |
| Logic Input          |        |
| Case Temperature     |        |
| Junction Temperature | +150°C |
| Storage Temperature  | +150°C |
|                      |        |

#### **DEMO BOARD ORDERING INFORMATION**


| PRODUCT | DEMO BOARD  |
|---------|-------------|
| ADS830  | DEM-ADS830E |



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **TIMING DIAGRAM**




| SYMBOL            | DESCRIPTION                           | MIN  | TYP | MAX   | UNITS |
|-------------------|---------------------------------------|------|-----|-------|-------|
| t <sub>CONV</sub> | Convert Clock Period                  | 16.6 |     | 100µs | ns    |
| t <sub>L</sub>    | Clock Pulse Low                       | 7.3  | 8.3 |       | ns    |
| t <sub>H</sub>    | Clock Pulse High                      | 7.3  | 8.3 |       | ns    |
| t <sub>D</sub>    | Aperture Delay                        |      | 3   |       | ns    |
| t <sub>1</sub>    | Data Hold Time, $C_L = 0pF$           | 3.9  |     |       | ns    |
| t <sub>2</sub>    | New Data Delay Time, $C_L = 15pF$ max |      | 5.9 | 12    | ns    |


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.





## **TYPICAL PERFORMANCE CURVES**


At T<sub>A</sub> = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 60MHz, and external reference, unless otherwise noted.


















# TYPICAL PERFORMANCE CURVES (CONT)


At  $T_A$  = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 60MHz, and external reference, unless otherwise noted.













## APPLICATION INFORMATION

#### THEORY OF OPERATION

The ADS830 is a high-speed CMOS analog-to-digital converter which employs a pipelined converter architecture consisting of 6 internal stages. Each stage feeds its data into the digital error correction logic ensuring excellent differential linearity and no missing codes at the 8-bit level. The output data becomes valid on the rising clock edge (see Timing Diagram). The pipeline architecture results in a data latency of 4 clock cycles.

The analog input of the ADS830 is a differential track and hold, see Figure 1. The differential topology along with tightly matched capacitors produce a high level of ac performance while sampling at very high rates.

The ADS830 allows its analog inputs to be driven either single-ended or differentially. The typical configuration for the ADS830 is for the single-ended mode in which the input track and hold performs a single-ended to differential conversion of the analog input signal.

Both inputs (IN,  $\overline{\text{IN}}$ ) require external biasing using a common-mode voltage that is typically at the mid-supply level (+V<sub>S</sub>/2).

The following application discussion focuses on the singleended configuration. Typically, its implementation is easier to achieve and the rated specifications for the ADS830 are characterized using the single-ended mode of operation.

#### **DRIVING THE ANALOG INPUT**

The ADS830 achieves excellent ac performance either in the single-ended or differential mode of operation. The selection for the optimum interface configuration will depend on the




FIGURE 1. Simplified Circuit of Input Track and Hold with Timing Diagram.

individual application requirements and system structure. For example, communications applications often process a band of frequencies that does not include DC, whereas in imaging applications, the previously restored DC level must be maintained correctly up to the A/D converter. Features on the ADS830 like the input range select (RSEL pin) or the option for an external reference provide the needed flexibility to accommodate a wide range of applications. In any case, the ADS830 should be configured such that the application objectives are met while observing the headroom requirements of the driving amplifier in order to yield the best overall performance.

#### INPUT CONFIGURATIONS

#### **AC-Coupled, Single-Supply Interface**

Figure 2 shows the typical circuit for an ac-coupled analog input configuration of the ADS830 where all components are powered from a single +5V supply.

With the RSEL pin connected HIGH, the full-scale input range is set to 2Vp-p. In this configuration, the top and bottom references (REFT, REFB) provide an output voltage of +3.0V and +2.0V, respectively. Two resistors ( $2 \times 1 k\Omega$ ) are used to create a common-mode voltage ( $V_{CM}$ ) of approximately +2.5V to bias the inputs of the driving amplifier. Using the OPA681 on a single +5V supply, its ideal common-mode point is at +2.5V. This coincides with the recommended common-mode input level for the ADS830 thus, obviating the need for a coupling capacitor between the amplifier and the converter. Even though the OPA681 has an ac gain of +2, the dc gain is only +1 due to the blocking capacitor at resistor  $R_{\rm G}$ .

The addition of a small series resistor ( $R_S$ ) between the output of the op amp and the input of the ADS830 will be beneficial in almost all interface configurations. This will de-couple the op amp's output from the capacitive load and avoid gain peaking, which can result in increased noise. For best spurious and distortion performance, the resistor value should be kept below 75 $\Omega$ . The series resistor in combination with the 47pF capacitor establishes a passive low-pass filter, limiting the bandwidth for the wideband noise thus help improving the SNR performance.

#### **AC-Coupled, Dual Supply Interface**

The circuit provided in Figure 3 shows typical connections for the analog input in case the selected amplifier operates on dual supplies. This might be necessary to take full advantage of very low distortion operational amplifiers, such as the OPA642. The advantage is that the driving amplifier can be operated with a ground referenced bipolar signal swing. This will keep the distortion performance at its lowest since the signal range stays within the linear region of the op amp and sufficient headroom to the supply rails can be maintained. By capacitively coupling the single-ended signal to the input of the ADS830, its common-mode requirements can easily be satisfied with two resistors connected between the top and bottom reference.



ADS830




FIGURE 2. AC-Coupled Input Configuration for a 2Vp-p Full-Scale Range and a Common-Mode Voltage, V<sub>CM</sub>, at +2.5V Derived from the Internal Top (REFT) and Bottom Reference (REFB). The OPA680 can be used in place of the OPA681 if a voltage feedback amplifier is preferred.




FIGURE 3. AC-Coupling the Dual Supply Amplifier OPA642 to the ADS830 for a 2Vp-p Full Scale Input Range.

For applications requiring the driving amplifier to provide a signal amplification, with a gain  $\geq 5$ , consider using decompensated voltage feedback op amps, such as the OPA643, or current feedback op amps OPA681 and OPA658.

#### **DC-Coupled with Level Shift**

Several applications may require that the bandwidth of the signal path includes DC, in which case the signal has to be DC-coupled to the A/D converter. In order to accomplish this, the interface circuit has to provide a DC level shift to the analog input signal. The circuit shown in Figure 4 employs a dual op amp, A1, to drive the input of the ADS830 and level shift the signal to be compatible with the selected input range. With the RSEL pin tied to the supply and the INT/EXT pin to ground, the ADS830 is configured for a 2Vp-p input range and uses the internal references. The complementary input (IN) may be appropri-

ately biased using the +2.5V common-mode voltage available at the CM pin. One-half of the amplifier (OPA2681) buffers the REFB pin and drives the voltage divider R<sub>1</sub>, R<sub>2</sub>. Because of the op amp's noise gain of +2V/V, assuming  $R_F = R_{IN}$ , the common-mode voltage  $(V_{CM})$  has to be rescaled to +1.25V, resulting in the correct DC level of +2.5V for the signal input (IN). Any DC voltage differences between the IN and  $\overline{IN}$  inputs of the ADS830 effectively produce an offset, which can be corrected for by adjusting the resistor values of the divider,  $R_1$  and  $R_2$ . The selection criteria for a suitable op amp should include the supply voltage, input bias current, output voltage swing, distortion and noise specification. Note that in this example the overall signal phase is inverted. To re-establish the original signal polarity, it is always possible to interchange the IN and  $\overline{\text{IN}}$ connections.




FIGURE 4. DC-Coupled Interface Circuit with Dual Current-Feedback Amplifier OPA2681. The OPA2680 can be used in place of the OPA2681 if a voltage feedback amplifier is preferred.

# SINGLE-ENDED-TO-DIFFERENTIAL CONFIGURATION (Transformer Coupled)

If the application requires a signal conversion from a single-ended source to feed the ADS830 differentially, a RF transformer might be a good solution. The selected transformer must have a center tap in order to apply the common-mode DC voltage necessary to bias the converter inputs. AC grounding the center tap will generate the differential signal swing across the secondary winding. Consider a stepup transformer to take advantage of a signal amplification without the introduction of another noise source. Furthermore, the reduced signal swing from the source may lead to an improved distortion performance.

The differential input configuration may provide a noticeable advantage of achieving good SFDR performance over a wide range of input frequencies. In this mode both inputs of the ADS830 see closely matched impedances, and the differential signal swing is reduced to half of the swing required for single-ended drive. Figure 5 shows the schematic for the suggested transformer coupled interface cir-




FIGURE 5. Transformer Coupled Input.

cuit. The component values of the R-C lowpass may be optimized depending on the desired roll-off frequency. The resistor across the secondary side ( $R_T$ ) should be calculated using the equation  $R_T = n^2 \times R_G$  to match the source impedance ( $R_G$ ) for good power transfer and VSWR.

#### REFERENCE OPERATION

Figure 6 depicts the simplified model of the internal reference circuit. The internal blocks are the bandgap voltage reference, the drivers for the top and bottom reference, and




FIGURE 6. Equivalent Reference Circuit with Recommended Reference Bypassing.

the resistive reference ladder. The bandgap reference circuit includes logic functions that allow to set the analog input swing of the ADS830 to either a 1Vp-p or 2Vp-p full-scale range simply by tying the RSEL pin to a LOW or HIGH potential, respectively. While operating the ADS830 in the external reference mode, the buffer amplifiers for REFT and REFB are disconnected from the reference ladder.

As shown, the ADS830 has internal  $50k\Omega$  pull-up resistors at the Range Select pin (RSEL) and Reference Select pin ( $\overline{INT}/EXT$ ). Leaving those pins open configures the ADS830 for a 2Vp-p input range and external reference operation. Setting the ADS830 up for internal reference mode requires to bring the  $\overline{INT}/EXT$  pin LOW.

The reference buffers can be utilized to supply up to 1mA (sink and source) to external circuitry. To ensure proper operation with any reference configurations, it is necessary to provide solid bypassing at the reference pins in order to keep the clock feedthrough to a minimum (Figure 6). All bypassing capacitors should be located as close to their respective pins as possible.




FIGURE 7. Alternative Circuit to Generate Common-Mode Voltage.

The common-mode voltage available at the CM pin may be used as a bias voltage to provide the appropriate offset for the driving circuitry. However, care must be taken not to appreciably load this node, which is not buffered and has a high impedance. An alternative way of generating a common-mode voltage is given in Figure 7. Here, two external precision resistors (1% tolerance or better) are located between the top and bottom reference pins. The common-mode voltage, CMV, will appear at the midpoint.

#### **EXTERNAL REFERENCE OPERATION**

For even more design flexibility, the internal reference can be disabled and an external reference voltage be used. The utilization of an external reference may be considered for applications requiring higher accuracy, improved temperature performance, or a wide adjustment range of the converter's full-scale range. Especially in multichannel applications, the use of a common external reference has the benefit of obtaining better matching of the full-scale range between converters.

The external references can vary as long as the value of the external top reference REFT<sub>EXT</sub> stays within the range of  $(V_S-1.25V)$  and (REFB + 0.8V), and the external bottom reference REFB<sub>EXT</sub> stays within 1.25V and (REFT – 0.8V), see Figure 8.

The full-scale input signal range (FSR) of the ADS830 is determined by the voltage difference across the reference pins REFT and REFB (FSR = REFT – REFB), while the common-mode voltage is defined by CMV = (REFT + REFB)/2. In order to maintain good ac performance, it is recommended that the typical common-mode voltage be kept at +2.5V while setting the external reference voltages. It is possible, however, to deviate from this common-mode level without significantly impacting the performance. In particular, DC-coupled applications may benefit from a




FIGURE 8. Configuration Example for External Reference Operation.

lower CMV as it increases the signal headroom of the driving amplifier. The internal reference ladder has a nominal impedance of  $800\Omega$ . Depending on the selected reference voltages, the required drive current will vary accordingly and the external reference circuitry should be designed to supply the maximum required current.

#### **DIGITAL INPUTS AND OUTPUTS**

#### **Clock Input Requirements**

Clock jitter is critical to the SNR performance of high speed, high resolution Analog to Digital Converters. It leads to aperture jitter (t<sub>A</sub>) which adds noise to the signal being converted. The ADS830 samples the input signal on the rising edge of the CLK input. Therefore, this edge should have the lowest possible jitter. The jitter noise contribution to total SNR is given by the following equation. If this value is near your system requirements, input clock jitter must be reduced.

Jitter SNR = 
$$20 \log \frac{1}{2\pi f_{\rm IN} t_{\rm A}}$$
 rms signal to rms noise

Where:  $f_{IN}$  is Input Signal Frequency  $t_A$  is rms Clock Jitter

Particularly in udersampling applications, special consideration should be given to clock jitter. The clock input should be treated as an analog input in order to achieve the highest level of performance. Any overshoot or undershoot of the clock signal may cause degradation of the performance. When digitizing at high sampling rates, the clock should have a 50% duty cycle ( $t_H = t_L$ ), along with fast rise and fall times of 2ns or less.

#### **Digital Outputs**

The output data format of the ADS830 is in positive Straight Offset Binary code, see Table I. This format can easily converted into the Two's Binary Complement code by inverting the MSB.

| SINGLE-ENDED INPUT (2Vp-p) (IN = CMV) | STRAIGHT OFFSET BINARY<br>(SOB) |
|---------------------------------------|---------------------------------|
| +FS (IN = +3.5V)                      | 1111 1111                       |
| +1/2 FS                               | 1100 0000                       |
| +1LSB                                 | 1000 0001                       |
| Bipolar Zero (IN = 2.5V)              | 1000 0000                       |
| -1LSB                                 | 0111 1111                       |
| -1/2 FS                               | 0100 0000                       |
| -FS (IN = +1.5V)                      | 0000 0000                       |

TABLE I. Coding Table for the ADS830.

It is recommended to keep the capacitive loading on the data lines as low as possible (≤ 15pF). Higher capacitive loading will cause larger dynamic currents as the digital outputs are changing. Those high current surges can feed back to the analog portion of the ADS830 and affect the performance. If necessary, external buffers or latches close to the converter's output pins may be used to minimize the capacitive loading. They also provide the added benefit of isolating the ADS830 from any digital noise activities on the bus coupling back high frequency noise.

#### **Digital Output Driver (VDRV)**

The ADS830 features a dedicated supply pin for the output logic drivers, VDRV, which is not internally connected to the other supply pins. Setting the voltage at VDRV to +5V or +3V, the ADS830 produces corresponding logic levels and can directly interface to the selected logic family. The output stages are designed to supply sufficient current to drive a variety of logic families. However, it is recommended to use the ADS830 with +3V logic supply. This will lower the power dissipation in the output stages due to the lower output swing and reduce current glitches on the supply line which may affect the ac performance of the converter. In some applications, it might be advantageous to decouple the VDRV pin with additional capacitors or a pi-filter.

#### **GROUNDING AND DECOUPLING**

Proper grounding and bypassing, short lead length, and the use of ground planes are particularly important for high frequency designs. Multilayer PC boards are recommended for best performance since they offer distinct advantages like minimizing ground impedance, separation of signal layers by ground layers, etc. The ADS830 should be treated as an analog component. Whenever possible, the supply pins should be powered by the analog supply. This will ensure the most consistent results, since digital supply lines often carry high levels of noise which otherwise would be coupled into the converter and degrade the achievable performance. All ground connections on the ADS830 are internally joined together, obviating the design of split ground planes. The ground pins (1, 18) should directly connect to an analog ground plane which covers the PC board area around the converter. While designing the layout, it is important to keep the analog signal traces separated from any digital lines to prevent noise coupling onto the analog signal path. Because of its high sampling rate, the ADS830 generates high frequency current transients and noise (clock feedthrough) that are fed back into the supply and reference lines. This requires that all supply and reference pins are sufficiently bypassed. Figure 9 shows the recommended decoupling scheme for the ADS830. In most cases 0.1µF ceramic chip capacitors at each pin are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore, they should be located as close to the supply pins as possible. In addition, a larger bipolar capacitor (1µF to 22µF) should be placed on the PC board in proximity of the converter circuit.




FIGURE 9. Recommended Bypassing for the Supply Pins.