



Capacitors are undetermined.



Capacitors are undetermined.





FPGA Configuration scheme is Active Serial 3V3 (MSEL inputs)

- U3 Anlogic AL3-10
- U4 W25Q80
- U5 UNKNOWN IC
- J2 FPGA_FLASH
- J3 SPECIAL IC
- X2 25MHz
- R1 33
- R2 10K
- R3 10K
- R4 33
- R5 10K
- R6 10K
- R7 10K
- R8 10K
- R9 10K
- R10 10K
- R11 10K
- R12 10K
- R13 1K
- R14 1K
- R15 1K
- R16 1K
- R17 1K
- R18 1K
- R19 1K
- R20 1K
- R21 33
- C1
- C2
- C3
- C4
- C5
- C6
- C7
- C73
- C74
- C75
- C77
- C78
- C79
- C8
- C9
- C10
- C11
- C12
- C13
- C41
- C45
- C51
- C52
- L1 2200
- L2 2200
- L3 2200
- L4 2200







TITLE: FPGA		REV: 1.1
Company:		Sheet: 2/6
Date: 2023-01-06	Drawn By:	

Capacitors are undetermined.



TITLE:	ANalog Input	REV: 1.0
Company:		Sheet: 4/6
Date: 2022-05-08	Drawn By:	


Capacitors are undetermined.



TITLE:	Power Supply	REV:	1.0
Company:		Sheet:	6/6
Date:	2022-05-08	Drawn By:	










Capacitors are undetermined.

For the ADC's offset binary output is selected (DFS input low)
The data align mode is enabled (S1, S2 inputs high)



TITLE:	ADC's and DAC	REV: 1.0
Company:		Sheet: 3/6
Date:	2022-05-08	Drawn By: petercost3

Capacitors are undetermined.



TITLE:	User Interface	REV:	1.0
	Company:		Sheet: 5/6
	Date: 2022-05-09	Drawn By:	petercost3