

Application Note

DESIGN NOTES FOR A 2-POLE FILTER WITH DIFFERENTIAL INPUT

by Steven Green



Figure 1. 2-Pole Low-Pass Filter with Differential Input

1. Introduction

Many of today's Digital-to-Analog Converters (DACs) require a circuit that has a differential input and will remove common-mode errors, reduce the out-of-band noise produced by the delta-sigma modulator and produce a single-ended output. The circuit in Figure 1 includes a differential input and a two-pole analog filter to achieve these design requirements. This application note outlines the design steps required to select component values.

Notice the similarities between Figure 1 and the multiple-feedback low-pass filter shown in Figure 2. The 2-Pole Low-Pass Filter with Differential Input is easily designed using the design equations for the multiple-feedback low-pass filter. Also, notice the similarities between Figure 1 and Figure 3. The differential input function is accomplished by simply duplicating the component values generated in the filter design





Figure 2. Multiple-Feedback Low-Pass Filter

2. Design Steps

Step 1: Determine the required pass band gain, H_o . The circuit parameters require that the magnitude of H_o be greater than or equal to one. H_o is also negative due to the inverting op-amp configuration.

Step 2: Determine the minimum input impedance.

Step 3: Select the desired filter type, Butterworth, Bessel, etc. and the corner frequency, F_c , for the final design. The filter response and corner frequency determine the pass band phase and amplitude response. The filter type determines the pole-locations and therefore alpha and beta. Table 1 lists the normalized pole locations for several filter types.

FILTER TYPE	α	β
Butterworth	0.7071	0.7071
Bessel	1.1030	0.6368
0.01 dB Chebyshev	0.6743	0.7075
0.1 dB Chebyshev	0.6104	0.7106



Figure 3. Differential Input Circuit

Step 4: Select convenient values for C5 and C2. Notice in Step 5 that K and H_o must be selected such that $\sqrt{\zeta^2 - K(1 - H_o)}$ is real.

Step 5: Given F_c , H_o , C2, C5, alpha and beta, calculate R1, R2 and R3 using the following equations.

$$\zeta = \frac{\alpha}{\sqrt{\alpha^2 + \beta^2}}$$
$$\omega_o = 2\pi F_c \sqrt{\alpha^2 + \beta^2}$$
$$K = \frac{C_5}{C_2}$$
$$R_1 = \frac{R_4}{(-H_o)}$$

$$R_{3} = \frac{1}{\omega_{o}C_{2}[\zeta \pm \sqrt{\zeta^{2} - K(1 - H_{o})}]}$$

$$R_4 = \frac{\zeta \pm \sqrt{\zeta^2 - K(1 - H_o)}}{\omega_o \cdot C_5}$$



Step 6: Review the resistor and capacitor values. It is desirable to keep the capacitor values sufficiently large to minimize the effects of stray capacitance. It may be necessary to adjust the capacitor values chosen in Step 4 to achieve this requirement. Also verify that R1 is larger than the minimum required input impedance.

Step 7: The resistor values calculated in Step 5 are generally not standard values. Select standard values which are nearest the calculated values. This should not create a large change in the filter characteristics since metal film resistors are available in approximately 2.5% increments which allows for component selection near the calculated values. However, it is advisable to calculate the actual filter parameters, using the selected values, using the equations in Step 5.

Step 8: The conversion from the singled-ended circuit to the differential circuit requires duplicating the values of R1, C2, R3, R4 and C5 in the non-inverting input, as shown in Figure 1.

3. Design Example

Step 1: The required pass band gain, H_o , is -1 for this example.

Step 2: Minimum input impedance is $10 \text{ k}\Omega$.

Step 3: Select a Butterworth response with a corner frequency of 50kHz. (A two-pole Butterworth

with a corner frequency of 50 kHz attenuates the signal at 20 kHz by approximately 0.1 dB and has nearly ideal phase linearity within the audio band.) $F_c = 50$ kHz alpha = .7071

Step 4: Select convenient values for C5 and C2. C5 = 220 pFC2 = 1000 pF

Step 5: Given F_c , H_o , C2, C5, alpha and beta, calculate R1, R3 and R4. R1 = 13.77 k Ω R3 = 3.343 k Ω R4 = 13.77 k Ω

Step 6: Review the filter component values and filter parameters. Verify that R1 is greater than 10 k Ω and the capacitor values are sufficiently large to negate stray capacitance effects.

Step 7: Select standard resistor values which are nearest the calculated values.

R1 = 13.7 kΩ R3 = 3.32 kΩ R4 = 13.7 kΩ

beta = .7071

Step 8: The conversion from the singled-ended to the differential circuit requires duplicating the values of R1, C2, R3, R4 and C5 in the non-inverting input as shown in Figure 4 and 5.



Figure 4. 2-Pole Multiple Feedback Filter Design





Figure 5. 2-Pole Filter with Differential Input

REFERENCES

[1] C. L. Lindquist, "Active Network Design with Signal Filtering Applications", Steward & Sons

[2] A. B. Williams, "Electronic Filter Design Handbook", McGraw-Hill

[3] "Reference Data for Radio Engineers" (Fourth Edition), International Telephone and Telegraph Corporation

Contacting Cirrus Logic Support

For all product questions and inquiries contact a Cirrus Logic Sales Representative. To find one nearest you go to <u>www.cirrus.com</u>

IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual progenty rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other parts of Cirrus. This consent do other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. An export license and/or quota needs to be obtained from the competent authorities of the Chinese Government if any of the products or technologies described in this material is subject to the PRC Foreign Trade Law and is to be exported or taken out of the PRC.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-ERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, LIFE SUPPORT PRODUCTS OR OTHER CRIT-ICAL APPLICATIONS (INCLUDING MEDICAL DEVICES, AIRCRAFT SYSTEMS OR COMPONENTS AND PERSONAL OR AUTOMOTIVE SAFETY OR SECURITY DEVICES). INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DIS-CLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FIT-NESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEM-NIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.



• Notes •

