Precautions in Use of LCD Module

- 1. Avoid applying excessive shocks to the module or making any alterations or modifications to it.
- 2. Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD Module.
- 3. Don't disassemble the LCM.
- 4. Don't operate it above the absolute maximum rating.
- 5. Don't drop, bend or twist LCM.
- 6. Soldering: only to the I/O terminals.
- 7. Storage: please storage in anti-static electricity container and clean environment.

General Specification

| ITEM | STANDARD VALUE | UNIT |
|-------------------|--|------|
| Number of dots | 16X2 CHARs | Dots |
| Outline dimension | 84.0(W)X36.0(H)X12.8MAX.(T) | mm |
| View area | 65.0(W)X16.0(H) | mm |
| Active area | 56.21(W)X11.50(H) | mm |
| Dot size | 0.56(W)X0.66(H) | mm |
| Dot pitch | 0.60(W)X0.70(H) | mm |
| LCD type | FFSTN, Super-black,negative,Transmissive | |
| View direction | 6 o'clock | |
| Backlight | RGB LED | |

Absolute Maximum Ratings

| ITEM | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|--------------------------|---------|------|------|------|------|
| Operating Temperature | TOP | -20 | - | +70 | °C |
| Storage Temperature | TST | -30 | - | +80 | °C |
| Input Voltage | VI | 0 | - | VDD | ٧ |
| Supply Voltage For Logic | VDD | 0 | - | 5.5 | ٧ |
| Supply Voltage For LCD | VDD-VEE | 0 | - | 5 | V |

Electrical Characteristics

| ITEM | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
|---------------------|---------|-------------------------|------|------|------|------|
| Logic Voltage | VDD-VSS | - | 4.5 | 5.0 | 5.5 | V |
| Supply Volt.For LCD | VDD-VO | Ta=25°C | | 4.7 | | V |
| Input High Volt. | ViH | - | 2.0 | - | VDD | V |
| Input Low Volt. | VIL | - | -0.3 | - | 0.8 | V |
| Output High Volt. | Vон | I _{он} =-0.2mA | 2.4 | - | VDD | V |
| Output Low Volt. | Vol | IoL=1.6mA | 0 | - | 0.4 | V |
| Supply Current | IDD | - | | 1.0 | | mA |

TC1602I-05A V1.0 PAGE 1 OF 14

Backlight Information

Absolute Maximum ratings (Ta=25°C)

| Item | Symbol | Conditions | Rating | Unit |
|----------------------------------|--------|-------------------------------|---------|------|
| Reverse voltage | Vr | _ | 5.0 | V |
| Reverse Current | lr | Vr=5.0V | 80 | uA |
| Absolute maximum forward Current | Ifm | | 100 | mA |
| Peak forward current | Ifp | I msec plus 10% Duty Cycle | 240 | mA |
| Power dissipation | Pd | | 340 | mW |
| Operating Temperature Range | Toper | | -30~+70 | °C |
| Storage Temperature Range | Tst | | -40~+80 | °C |

Electrical/Optical Characteristics (Ta=250C,If=18*3mA)

| - | • | • | | |
|-------|------------|--------------------|----------------------|--------------|
| Color | Wavelength | Spectral line half | Operating voltage(V) | Forward |
| Coloi | λp(nm) | widthΔλ(nm) | (±0.15V) | Current (mA) |
| R | ` ' | | 2.0 | 18 ` ′ |
| G | | | 3.1 | 18 |
| В | | | 3.1 | 18 |


Optical Characteristics

| ITEM | SYMBOL | CONDITION | MIN | TYP | MAX | UNIT |
|----------------|--------|-----------|-----|-----|-----|------|
| View Angle | (V)θ | CR≧2 | 10 | _ | 120 | deg. |
| | (Н)ф | CR≧2 | -45 | _ | 45 | deg. |
| Contrast Ratio | CR | _ | - | 5 | - | _ |
| Response | T rise | _ | _ | 200 | 300 | ms |
| Time | T fall | _ | _ | 150 | 200 | ms |

■View Angles


Z (Visual angle direction)

Contrast Ratio



PAGE 2 OF 14

■Response time-





TC1602I-05A V1.0

Interface Description

| Pin No. | Symbol | Level | Description |
|---------|----------|------------|-------------------------------------|
| 1 | VSS | 0V | Ground |
| 2 | VDD | 5.0V | Power supply for Logic |
| 3 | VO | (Variable) | Driving voltage for LCD |
| 4 | RS | H/L | H:Data L :Instruction |
| 5 | RW | H/L | H:Read L:Write |
| 6 | E | H/L | Enable signal |
| 7~14 | DB0~DB7 | H/L | Data bus. DB7 is used for Busy Flag |
| 15 | A(LED+) | +5V | Anode of LED Backlight |
| 16 | R-(LED-) | 0V | Cathode of Red LED Backlight |
| 17 | G-(LED-) | 0V | Cathode of Green LED Backlight |
| 18 | B-(LED-) | 0V | Cathode of Blue LED Backlight |


Contour Drawing & Block Diagram





TC1602I-05A V1.0 PAGE 3 OF 14

Application circuit



LCM Function Description

The LCD display Module is built in a LSI controller, the controller has two 8-bit registers, an instruction register (IR) and a data register (DR). The IR stores instruction codes, such as display clear and cursor shift, and address information for display data RAM (DDRAM) and character generator (CGRAM). The IR can only be written from the MPU. The DR temporarily stores data to be written or read from DDRAM or CGRAM. When address information is written into the IR, then data is stored into the DR from DDRAM or CGRAM. By the register selector (RS) signal, these two registers can be selected.

Various Kinds of Operations according to RS and R/W Bits

| RS | R/W | Operation |
|----|-----|---|
| 0 | 0 | IR write as an internal operation (display clear, etc.) |
| 0 | 1 | Read busy flag (DB7) and address counter (DB0 to DB7) |
| 1 | 0 | Write data to DDRAM or CGRAM (DR to DDRAM or CGRAM) |
| 1 | 1 | Read data from DDRAM or CGRAM (DDRAM or CGRAM to DR) |

Busy Flag (BF)

When the **BF= "High"**, it indicates that the LCM internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W = High (Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is **not High**.


Address Counter (AC)

Address Counter (AC) stores DDRAM/CGRAM address. After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1. When RS = "Low" and R/W = "High", AC can be read through DBO - DB6 ports.

TC1602I-05A V1.0 PAGE 4 OF 14

Display Data RAM (DDRAM)

This DDRAM is used to store the display data represented in 8-bit character codes. Below figure is the relationship between DDRAM addresses and positions on the liquid crystal display.



LCM DDRAM Address

| | 16 CHARs X 2 Lines Display | | | | | | | | | | | | | | | |
|----------|----------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| No. | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| 1st Line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB | 0C | 0D | 0E | OF |
| 2nd Line | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F |

Character Generator ROM (CGROM)

The CGROM generate 5×8 dot or 5×10 dot character patterns from 8-bit character codes. See "Standard Character pattern".

Character Generator RAM (CGRAM)

In CGRAM, the user can rewrite character by program. Relationship between Character Code (DDRAM) and Character Pattern (CGRAM) shown as below.

| Cł | ar (| Cod | le(E | DR | AN | da | ta) | C | GR/ | AM | ado | dre | ss | | | CG | RA | M d | lata | | | Pattern |
|----|------|-----|------|----|----|----|-----|---|-----|----|-----|-----|----|----|----|----|----|-----|------|----|----|-----------|
| | D6 | | | | | | | | | | | | | Ρ7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | number |
| 0 | 0 | 0 | 0 | Χ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Χ | Χ | Χ | 0 | 1 | 1 | 1 | 0 | |
| ı | | | | | | | | | | | 0 | 0 | 1 | | ÷ | | 1 | 0 | 0 | 0 | 1 | |
| ı | | | | | | | | | | | 0 | 1 | 0 | | | | 1 | 0 | 0 | 0 | 1 | |
| ı | | | | | | | | | | | 0 | 1 | 1 | | | | 1 | 1 | 1 | 1 | 1 | Dattorn 1 |
| ı | | | | | | | | | | | 1 | 0 | 0 | | | | 1 | 0 | 0 | 0 | 1 | Pattern 1 |
| ı | | | | | | | | | | | 1 | 0 | 1 | | | | 1 | 0 | 0 | 0 | 1 | |
| ı | | | | | | | | | | | 1 | 1 | 0 | | | | 1 | 0 | 0 | 0 | 1 | |
| | | | | | | | | | × | | 1 | 1 | 1 | | | | 0 | 0 | 0 | 0 | 0 | |
| | | | | | | | | | 10. | | | N. | | | | | | | | | | |
| ı | | | | | | | | | 10 | | | | | | | | | | | | | |
| ᆫ | | | | | | | | | | | | | | | | | _ | | | | | × |
| 0 | 0 | 0 | 0 | X | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | X | X | Χ | 1 | 0 | 0 | 0 | 1 | |
| ı | | | | | | | | | | | 0 | 0 | 1 | | | | 1 | 0 | 0 | 0 | 1 | |
| ı | | | | | | | | | | | 0 | 1 | 0 | | × | | 1 | 0 | 0 | 0 | 1 | |
| ı | | | | | | | | | | | 0 | 1 | 1 | | | | 1 | 1 | 1 | 1 | 1 | Dattern 0 |
| l | | | | | | | | | | | 1 | 0 | 0 | | | | 1 | 0 | 0 | 0 | 1 | Pattern 8 |
| l | | | | | | | | | | | 1 | 0 | 1 | | | | 1 | 0 | 0 | 0 | 1 | |
| l | | | | | | | | | 10. | | 1 | 1 | 0 | | | | 1 | 0 | 0 | 0 | 1 | |
| L | | | | | | | | | × | | 1 | 1 | 1 | | * | | 0 | 0 | 0 | 0 | 0 | |

"X": don't care

TC1602I-05A V1.0 PAGE 5 OF 14

User instruction Definitions

Instruction table

| | Inst | ructio | n Coc | le | , | | | | | | Description | |
|---------------------|------|--------|-------|-----|-----|-----|-----|-----|-----|-----|---|---------------------------|
| Instruction | RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | - | Execution time f = 270KHz |
| Clear | | | | | | | | | | | Write "20H" to DDRAM | osc OSC |
| Display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | and set DDRAM address to | 1.52ms |
| Display | | | | | | | | | | | "00H" from AC. Set DDRAM address to | |
| | | | | | | | | | | | "00H" from AC and return | |
| Return | | | | | | | | | | | cursor to its original | |
| Home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | position if shifted. The | 1.52ms |
| | | | | | | | | | | | contents of DDRAM are not | |
| | | | | | | | | | | | changed. | |
| Entry | | | | | | | | | | | Assign cursor moving | 27 |
| Mode Set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | SH | direction and make shift of | 37μ s |
| Display | | | | | | | | | | | entire display enable. Set display(D), cursor(C), | |
| ON/OFF | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | С | В | and blinking of cursor(B) | 37μ s |
| control | | | | | | | | | | | on/off control bit. | |
| Cursor or | | | | | | | | | | | Set cursor moving and | |
| Display | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | х | х | display shift control bit, and the direction, without | 37μ s |
| Shift | | | | | | | | | | | changing DDRAM data. | |
| | | | | | | | | | | | Set interface data | |
| | | | | | | | | | | | length(DL:4-bit/8-bit), | |
| Function | 0 | 0 | 0 | 0 | 1 | DL | N | F | x | x | numbers of display line(N: | 37μ s |
| Set | | | | | _ | | | | | | 1-line/2-line), display font | 3743 |
| | | | | | | | | | | | type(F: 5X8 dots/ 5X11 | |
| Set | | | | | | | | | | | dots) Set CGRAM address in | |
| CGRAM | 0 | 0 | 0 | 1 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 | address counter. | 37μ s |
| Address | | | | | | | | | | | | · |
| Set | | | | | | | | | | | Set DDRAM address in | |
| DDRAM | 0 | 0 | 1 | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 | address counter. | 37μ s |
| Address | | | | | | | | | | | Whether during internal | |
| Poad Busy | | | | | | | | | | | operation or can not be | |
| Read Busy | 0 | 1 | BF | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 | known by reading BF. | Ous |
| Flag and Address | | | | 700 | 1 | 704 | 703 | 762 | 761 | 1 | The contents of address | 0μ s |
| , laai css | | | | | | | | | | | counter can also be read. | |
| Write Data | | | | | | | | | | | Write data into internal | |
| to RAM | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | RAM DDRAM/CGRAM). | 43μ s |
| Read Data | 1 | 1 | | DC | D5 | D4 | D3 | | D1 | D0 | Read data from internal | 42 |
| from RAM | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | וטט | RAM (DDRAM/CGRAM). | 43μ s |

TC1602I-05A V1.0 PAGE 6 OF 14

Instruction Description

1) Clear Display

| ı | RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|---|----|----|-----|-----|-----|-----|-----|-----|-----|-----|
| ı | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status. Namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

2) Return Home

| RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | - |

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM do not change.

3) Entry Mode Set

| RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | SH |

Set the moving direction of cursor and display.

I/D: Increment / decrement of DDRAM address (cursor or blink) When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1. When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

* CGRAM operates the same as DDRAM, when read from or write to CGRAM.

SH: Shift of entire display

When DDRAM read (CGRAM read / write) operation or SH = "Low", shift of entire display is not performed. If SH = "High" and DDRAM write operation, shift of entire display is performed according to I/D value:

I/D ="1": shift left,

I/D = "0": shift right.

4) Display ON/OFF Control

| <u> </u> | | | | | | | | | |
|----------|----|-----|-----|-----|-----|-----|-----|-----|-----|
| RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | Ο | 0 | 0 | 0 | 0 | 1 | D | | B |

Control display / cursor / blink ON / OFF 1 bit register.

D: Display ON / OFF control bit

When D = "High", entire display is turned on. When D = "Low", display is turned off, but display data is remained in DDRAM.

C: Cursor ON / OFF control bit

When C = "High", cursor is turned on. When C = "Low", Cursor is disappeared in current display, but I/D register remains its data.

B: Cursor Blink ON / OFF control bit

When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position.

When B = "Low", blink is off.

5)



6) Cursor or Display Shift

| ĺ | RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|---|----|----|-----|-----|-----|-----|-----|-----|-----|-----|
| | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/I | _ | _ |

Shifting of right/left cursor position or display Without Writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data. (refer to Table 4) During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

| S/C | R/L | Operation |
|-----|-----|--|
| Ó | Ó | Shift the cursor to the left. AC is decreased by 1. |
| 0 | 1 | Shift the cursor to the right. AC is increased by 1. |
| 1 | 0 | Shift all the display to the left, cursor moves according to the display. |
| 1 | 1 | Shift all the display to the right, cursor moves according to the display. |

7) Function Set

| Ī | RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|---|----|----|-----|-----|-----|-----|-----|-----|-----|-----|
| ı | 0 | 0 | 0 | 0 | 1 | DL | N | F | - | - |

DL: Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU.

When 4-bit bus mode, it needs to transfer 4-bit data by two times.

N: Display line number control bit

When N = "Low", it means 1-line display mode.

When N = "High", 2-line display mode is set.

F: Display font type control bit

When F = "Low", it means 5 x 8 dots format display mode

When F ="High", 5 x11 dots format display mode.

8) Set CGRAM Address

| - | | | | | | | | | |
|----|----|-----|-----|-----|-----|------------|-----|-----|-----|
| RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| Ω | Ο | Ο | 1 | ΔC5 | ΔC4 | <u>ΔC3</u> | ΔC2 | ΔC1 | ACO |

Set CGRAM address to AC. This instruction makes CGRAM data available from MPU.

9) Set DDRAM Address

| • | | | | | | | | | |
|----|----|-----|-----|-----|-----|-----|-----|-----|-----|
| RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 0 | 0 | 1 | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO |

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU. When 1-line display mode (N = 0), DDRAM address is from "00H" to "4FH". In 2-line display mode (N = 1), DDRAM address is the 1st line is from "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H".

10)

TC1602I-05A V1.0 PAGE 8 OF 14



11) Read Busy Flag & Address

| RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 1 | BF | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

This instruction shows whether LCM is in internal operation or not. If the resultant BF is High, it means the internal operation is in progress and you have to wait until BF to be Low, and then the next instruction can be performed. In this instruction you can read also the value of address counter.

12) Write data to RAM

| RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Write binary 8-bit data to DDRAM/CGRAM. The selection of RAM from DDRAM, CGRAM, is set by the previous address set instruction: DDRAM address set, CGRAM address set. RAM set instruction can also determine the AC direction to RAM. After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

13) Read data from RAM

| - | | | | | | | | | |
|----|----|-----|-----|-----|-----|-----|-----|-----|-----|
| RS | RW | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| 1 | 1 | D7 | D6 | | D4 | | D2 | | D0 |

Read binary 8-bit data from DDRAM/CGRAM. The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.


In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction: it also transfer RAM data to output data register. After read operation address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.

* In case of RAM write operation, after this AC is increased/decreased by 1 like read operation. In this time, AC indicates the next address position, but you can read only the previous data by read instruction.

TC1602I-05A V1.0 Page 9 of 14

Timing Characteristics


Write mode timing diagram (Writing Data from MPU to LCM)



Write mode (Writing Data from MPU to LCM)

| Observatoriation | | | Limit | | 11-7 | Total Constitution |
|--------------------|---------------------------------|------|-------|-------|------|--------------------|
| Characteristics | Symbol | Min. | Тур. | Max. | Unit | Test Condition |
| E Cycle Time | tc | 500 | | lu lu | ns | Pin E |
| E Pulse Width | tpw | 230 | - | | ns | Pin E |
| E Rise/Fall Time | t _R , t _F | - | 100 | 20 | ns | Pin E |
| Address Setup Time | t _{SP1} | 40 | · · | - 4 | ns | Pins: RS, R/W. E |
| Address Hold Time | t _{HD1} | 10 | - | - | ns | Pins: RS, R/W, E |
| Data Setup Time | t _{SP2} | 80 | | | ns | Pins: DB0 - DB7 |
| Data Hold Time | t _{HD2} | 10 | - | 19 | ns | Pins: DB0 - DB7 |

Read mode timing diagram (Reading Data from LCM to MPU)




Read mode (Reading Data from LCM to MPU)

| Characteristics | Symbol | Limit | | | Halt | Took Condition |
|------------------------|------------------|-------|------|------|------|------------------|
| | | Min. | Тур. | Max. | Unit | Test Condition |
| E Cycle Time | tc | 500 | - | | ns | Pin E |
| E Pulse Width | tw | 230 | - | 14. | ns | Pin E |
| E Rise/Fall Time | te, te | 3 | | 20 | ns | Pin E |
| Address Setup Time | t _{SP1} | 40 | | i v | ns | Pins: RS, R/W, E |
| Address Hold Time | t _{HD1} | 10 | - | 14 | ns | Pins: RS. R/W. E |
| Data Output Delay Time | to | | - | 120 | ns | Pins: DB0 - DB7 |
| Data hold time | t _{HD2} | 5.0 | - | | ns | Pin DB0 - DB7 |

TC1602I-05A V1.0 Page 10 of 14


Initializing flow chart

8-bit interface mode



TC1602I-05A V1.0 Page 11 of 14


4-bit interface mode



TC1602I-05A V1.0 PAGE 12 OF 14

Standard Character pattern

Higher 4-bit of character code (Hex.)



TC1602I-05A V1.0 Page 13 of 14

Revision records

| Version | Ref. Page | Revision Items | Date |
|---------|-----------|----------------|------------|
| V1.0 | All | New Release | 2010.12.06 |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

TC1602I-05A V1.0 Page 14 of 14