**DIP 28** 

The S 178 A is an MOS circuit using p-channel metal-gate-technology with enhancement and depletion transistors, featuring the following technical characteristics:

The video pulse generator produces the sync, control, and erase signals required for the control of cameras, mixers, and other equipment.

The following signals are generated:

- Gating signal A
- Sync signal S
- Horizontal pulse H
- Vertical pulse V
- Terminal pulse K<sub>t</sub>
- Horizontal gating pulse A (H)
- Double line frequency H/<sub>2</sub> half vertical frequency V<sub>R</sub>
   → H/<sub>2</sub> + V<sub>R</sub> signal with external signal mixing
- Vidicon gating signal V<sub>A</sub>

#### **Features**

All pulses are derived digitally from an input frequency corresponding to a pulse scheme, with a duty cycle of 1:1.

Pulse width according to latest CCIR and EIA standards.

The following 6 pulse schemes have been programmed permanently (by 3-bit coding and line number coding):

```
525 lines (60 Hz) required input frequency 1.008 MHz 625 lines (50 Hz) required input frequency 1.000 MHz 735 lines (60 Hz) required input frequency 1.4112 MHz 875 lines (50 Hz) required input frequency 1.400 MHz 1023 lines (60 Hz) required input frequency 1.96416 MHz 1249 lines (50 Hz) required input frequency 1.9984 MHz
```

Deviating from the above, any line number between 512 and 1535 lines may be programmed. It should be noted, however, that a frame frequency of 50 Hz (partial picture duration 20 ms) or 60 Hz (16.66) is achieved.

Within the operating frequency it is, however, possible to mix any standard position with any line number.


The following relation applies:

```
Input frequency f_1 = 64: line period H
= 32: line number Z x frame frequency f_{tr}
```


Not for new design

## Pin configuration

top view



## **Block diagram**




Maximum ratings		Lower limit B	Upper limit A	
Supply voltage ) referred	$V_{DD}$	-12	0.3	v
Voltage at all inputs $\int to V_{SS} = 0 \text{ V}$	$V_{\rm I}$	-20	0.3	V
Input current	$I_1$	}	100	μΑ
$(V_{\rm I} = 0.3 \text{ V}; V_{\rm SS} = 0 \text{ V})$	-			1
Output current	$I_{QH}$		-100	μΑ
	$I_{QL}$		2	mA
Junction temperature	$T_{i}$		125	°C
Storage temperature	$T_{\text{stq}}$	-55	125	°C
Ambient temperature during operation	$T_{amb}$	-25	75	°C

Characteristics $T_{amb} = 25 ^{\circ}\text{C}$		Test conditions	Lower limit B	typ	Upper limit A	
Supply voltage Supply current	$rac{-V_{ m DD}}{I_{ m DD}}$		9.5	10 60	10.5 70	V mA
Inputs		direct control with TTL output level				
H input voltage L input voltage	$V_{ m IH}$ $V_{ m IL}$		V <sub>SS</sub> -1.5 -V <sub>DD</sub>		V <sub>SS</sub> -V <sub>DD</sub> +5.5	v v
Outputs		when loaded with one TTL input				
H output voltage L output voltage	V <sub>QН</sub> V <sub>QL</sub>	$I_{\rm QH}$ = -40 $\mu$ A $I_{\rm QL}$ = 1.6 mA when loaded with	V <sub>SS</sub> -2.6 TTL GND-0.7		TTL GND+0.4	v v
H output voltage L output voltage	V <sub>QН</sub> V <sub>QL</sub>	2 LPS inputs: $I_{\rm QH} = -40  \mu \rm A$ $I_{\rm QL} = 0.8  \rm mA$ for capacitive load only:	V <sub>SS</sub> -2.6 LPS GND-0.7		LPS GND+0.4	v v
H output voltage L output voltage Signal transition time of outputs	V <sub>QH</sub> V <sub>QL</sub> t <sub>T</sub>	when loaded with	V <sub>SS</sub> -2.6 V <sub>DD</sub>		V <sub>DD</sub> +1 100	V V ns
Input frequency Propagation delay time	f <sub>CLK</sub> t <sub>P</sub>	clock slope –	1 0.2		2 0.4	MHz μs

## Interface to 75 $\Omega$ cable


A driver stage is required as the pulse generator outputs can be loaded with one TTL input, each. The circuit is to be designed according to the diagram below.

As a driver stage for the 75  $\Omega$  coaxial cable, the TTL circuit 75 453 (maximum output current 300 mA; pulse delay 11 ns) is recommended.



## Programming list for line number coding

Pin number	2	3	4	5	6	7	8	9	10	11	25	24	23
Line number	<b>2</b> <sup>9</sup>	<b>2</b> <sup>8</sup>	27	<b>2</b> <sup>6</sup>	<b>2</b> <sup>5</sup>	24	<b>2</b> <sup>3</sup>	<b>2</b> <sup>2</sup>	<b>2</b> ¹	<b>2</b> º	$N_A$	$N_{B}$	$N_{c}$
525 524	H	L L	L L	L L	L L	L L	H	H L	L H	H L	L	L	L
625 624	H	L L	L L	H	H H	H L	L H	L H	L H	H L	L	L	Н
735 734	H	L L	H H	H	L L	H H	H H	H H	H L	H L	L	Н	L
875 874	H	H	L L	H H	H H	L L	H H	L L	H L	H L	L	н	Н
1023 1022	H	H	H H	H H	H H	H H	H H	H	H L	H L	Н	L	L
1249 1248	L	L L	H H	H H	H L	L H	L H	L H	L H	H L	Н	L	Н



Pin No.		525 f = 1.008  MHz $t_0 = 0.49603 \mu\text{s}$		$625$ $f = 1.0$ $t_0 = 0$	735 f = 1.4112 MHz $t_0 = 0.3543 \mu\text{s}$			875 f = 1.400 MHz t <sub>0</sub> = 0.3514 μs			1023 f = 1.96416  MHz $t_0 = 0.25456 \mu \text{s}$			1249 f = 1.9984  MHz $t_0 = 0.2502 \mu\text{s}$					
		μs		t <sub>0</sub>	μs		t <sub>0</sub>	μs		t <sub>o</sub>	μs		t <sub>o</sub>	μs		$t_0$	μs		to
_	Line period H	63.492	!	128	64.00		128	45.351	4	128	45.714	2	128	32.583	3	128	32.02	56	128
16	H/ <sub>2</sub> synchronization	31.75		64	32.00		64	22.68		64	22.86		64	16.29		64	16.01		64
20	Hpulse	6.45		13	7.0		14	4.96		14	4.99		14	2.54		10	2.5		10
26	Horizontal gating A (H)	10.91		22	12.0		24	7.08		20	8.57		24	7.13		28	6.0		24
21	Horizontal synchronization S (H)	4.46		9	4.5		9	2.83		7	2.85		7	2.54		10	2.5		10
20	Front porch	1.48		3	1.5		3	1.06		3	1.07		3	0.76		3	0.75		3
21	Equalizing pulses	2.48		5	2.5		5	1.414		4	1.42		4	1.02		4	1.00		4
21	Interruption of the V-synchronization pulse	4.46		9	4.5		9	2.48		7	2.5		7	1.78		7	1.75		7
22	Terminal pulse K <sub>t</sub>	1.49		3	1		2	0.7		2	0.71		2	1.53		6	1.5		6
19	Vidicon gating V <sub>A</sub> (H)	9.42		19	9.5		19	6.73		19	6.78		19	4.83		19	4.75		19
19	Vidicon gating V <sub>A</sub> (V)	15 H	+	19t <sub>0</sub>	15 H	+	19t <sub>0</sub>	20 H	+	19t <sub>0</sub>	20 H	+	19t <sub>0</sub>	30 H	+	19t <sub>0</sub>	30 H	+	19t <sub>0</sub>
28	Vertical gating A (V)	20 H	+	22t <sub>0</sub>	25 H	+	24t <sub>0</sub>	30 H	+	20 <i>t</i> <sub>0</sub>	30 H	+	24t <sub>0</sub>	40 H	+	28t <sub>0</sub>	40 H	+	24 <i>t</i> <sub>0</sub>
14	V <sub>R</sub> signal	15.87		32	16.0		32	11.34		32	11.43		32	8.15		32	8.01		32
27	V pulse	9	.5 H		10 H		14.5 H		15 H			20 H			20 H				
21	Number of pre- and post equalizing pulses		6	.,		5		6		5		6		6					

Duty cycle  $f_{\rm I} = 50\% \, \frac{1}{f_{\rm I}} = 2 \, t_0$ 

## Line programming

Any line number between 512 and 1535 lines is binary-programmable. A binary "1" is applied to the pins  $2^0$  to  $2^9$  with condition  $V_{\rm SS} \geq V_1 \geq V_{\rm SS} - 1.5$  V and a binary "0" with  $V_{\rm DD} \leq V_1 \leq V_{\rm SS} - 4.5$  V. The correct programming of the MSB  $2^{10}$  is carried out automatically via pin  $2^9$  within the line number range of 512 to 1535.

### Uneven line numbers (interlaced scanning method)

The binary form of the desired line number is switched to the corresponding pins.

#### Even line numbers

The desired line number is reduced by 1 and the binary form is switched to pins  $2^0$  to  $2^9$ , the LSB ( $2^0$ ) is switched invertedly.

## **Functional description**

The principal units of the pulse generator are the horizontal and the vertical counter (see block diagram). The horizontal counter, divider ratio 64:1, divides the input frequency down to twice the line frequency  $H_{2}$ .

An additional logic ensures, that a defined condition of the switching stages is submitted to the counter after a maximum of one picture change. The vertical counter is externally programmable to a defined line number.

Due to the external 3-bit enconding, the desired pulse scheme is programmed internally; i.e. the appropriate switching units for realizing the H and V program, are enabled. The pulses are now fed either directly to the outside, or are logically mixed and masked in the combination logic. The pulse start or the pulse widths, respectively occur at  $H/_2$  sync defined according to time. In the case of even line numbers, only the first field appears for all pulse schemes, preceded by a  $V_{\rm R}$  pulse.

In the case of uneven line numbers with first and second fields (interlaced scanning), the  $V_{\rm R}$  pulse precedes only the first field.

According to the CCIR standard, the first field starts, when the leading edge of the V pulse is synchronous with the leading edge of A (H).

## External synchronization with H/2 + V<sub>R</sub> or S signal

For video mixing and cross-fading, the BAS signals of the individual cameras or video recorders must be sycnrhonized, i.e. correspond in line and picture. In the case of external synchronization, these two components must be contained in the external signal: either the horizontal and vertical frequency in the case of the S signal: S (H) and S (V), or S (H), and half of the vertical frequency  $(H/_2 + V_B)$ .

At the beginning of the leading edge, short pulses must be derived from these two H and V components, and thereby the defined setting of the horizontal and the vertical counter is accomplished.

(Standard value: H component 300 ns < clock period V component 1 μs < H/<sub>2</sub>)

Because of the time deviation of the front edges of the line frequency H and S (H), which is 1.5 periods of the input frequency, the horizontal counter would be set incorrectly. For this reason, an input S (H) has been selected for the horizontal component, which sets the counter to the correct position when activated.

The same is valid for the vertical components of  $H/_2 + V_R$  and the S signal. The first frame frequency pulse follows 2.5 or 3 line periods behind the  $V_R$  pulse, depending on the scheme. The two inputs provided for the pulses from  $V_R$  or S (V), respectively, and the correspondingly encoded line scheme enable a proper setting of the vertical counter. Through the possibility of a defined setting of the counters it is ensured that a proper standard pulse scheme is obtained at the outputs even in the case of external synchronization involving different phase conditions of the synchronization signals.

#### Note:

At the time of setting the horizontal counter to a defined position, the phase relation of the input frequency is undefined and consequently the tolerance of the synchronization would be one clock period (i.e.  $\leq$  1  $\mu$ s for 625 lines). By means of an external phase synchronization circuit with frequency multiplication, the input clock can be derived from the vertical component and, thereby, a defined phase relation of the reset pulse achieved relative to the input clock. Hence a common line deviation (jitter) of < 20 ns absolute value can be achieved.


#### Control

The pulse generator derives the required pulses from the output frequency. As additionally half a clock period is used for the generation of the pulse widths, and as both the leading and trailing edges are used, an input duty cycle of 1:1 is required.


It is, therefore, recommended to operate the quartz oscillator at twice the input frequency and to divide it 2:1 by an external stage, thereby obtaining an accurate duty cycle of 1:1.

Inputs which are not used must be connected to  $V_{SS}$  (H level).

## Control with TTL



# A TV clock generator, externally synchronizable, using the integrated video pulse generator S 178 A.



63