Z q W,; O#G >F >F >F $@? Top Route2 Route3 Route4 Route5 Route6 Route7 Route8 Route9 Route10 Route11 Route12 Route13 Route14 Route15 Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )* tRestrict *) bRestrict ++ vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 22 dxf 34 tDocu 43 bDocu 56 tGND_GNDA 65 bGND_GNDA 87 wert [[ Nets \\ Busses ]] Pins ^^" Symbols __ Names `` Values d Muster ee Patch_Top ff Vscore gg DISPLAY hh ii AKKU jj 4mmBorder kk Abdeckung ll io-board mm nn tdokum oo bdokum pp tt Patch_BOT ww TASTER HeatSink 200bmp TEST DISPLAY Descript SMDround cooling @ 9. frames ! -|9. " 38- 8- " 38- - x " 3- x . x " 3 . x 4. " 3 4. 4. ( " 3 4. ( . " 3. - " 3- 8- "0 ^@B y"0^L@Bp ' "0@B @B x"0 L@Bp ' "2h "2@B v N$89 N$23 N$180 ( N$29 " @`@` ` TOTAL_SIZE Signallauf/Pinbelegegung LCD240x128 Eagle3D-PG1 Eagle3D-PG1 Eagle3D_PG2 Eagle3D_PG3 75 default EAGLE Design Rules
Die Standard-Design-Rules sind so gewhlt, dass sie fr die meisten Anwendungen passen. Sollte ihre Platine besondere Anforderungen haben, treffen Sie die erforderlichen Einstellungen hier und speichern die Design Rules unter einem neuen Namen ab. (1+16) xV4 f < ? ? ? ? ? ? ? ? ? ? 8c 2 dd^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ : z/% default !Ce ͫ% GND !Ce ͫ.% vcc !Ce ͫ`% !Ce ͫ.}% 3V !Ce ͫA|% !Ce ͫ0-% !Ce ͫ!q% !Ce ͫ