

Fig. 6 Interface timing

TIMING CHARACTERISTICS

Item	Symbol	Min.	Typ.	Max.	Unit
CL2 cycle time	t_{CYC}	810	—	—	ns
CL2 pulse width (H)	t_{CWH}	150	—	—	ns
CL2 pulse width (L)	t_{CWL}	150	—	—	ns
CL1 set up time (1)	t_{SCL1}	150	—	—	ns
CL1 set up time (2)	t_{HCL1}	150	—	—	ns
Clock rise/fall time	t_r, t_f	—	—	30	ns
Data set up time	t_{DSU}	100	—	—	ns
Data hold time	t_{DH}	100	—	—	ns
CL1 delay time	t_{CL}	150	—	—	ns
M delay time	t_{CM}	—	—	300	ns
FLM set up time	t_{FS}	100	—	—	ns
FLM hold time	t_{FH}	100	—	—	ns




Fig. 7 Interface timing