

# Product Innovation From





# Power Operational Amplifiers



### **FEATURES**

- HIGH INTERNAL DISSIPATION 400 Watts
- HIGH CURRENT 40A Continuous, 80A PEAK
- HIGH SLEW RATE 50V/μs
- OPTIONAL BOOST VOLTAGE INPUTS

## **APPLICATIONS**


• SEMI-CONDUCTOR TESTING

#### **DESCRIPTION**

The PA52 is a MOSFET power operational amplifier that extends the performance limits of power amplifiers in slew rate and power bandwidth, while maintaining high current and power dissipation ratings.

Boost voltage inputs allow the small signal portion of the amplifier to operate at a higher voltage than the high current output stage. The amplifier is then biased to achieve close linear swings to the supply rails at high currents for extra efficient operation.

#### **EQUIVALENT SCHEMATIC**






12-PIN DIP PACKAGE STYLE CR

The JEDEC MO-127 12-pin Power Dip™ package (see Package Outlines) is hermetically sealed and isolated from the internal circuits. The use of compressible thermal washers and/or improper mounting torque will void the product warranty. Please see "General Operating Considerations".

#### **EXTERNAL CONNECTIONS**







#### **ABSOLUTE MAXIMUM RATINGS**

200V SUPPLY VOLTAGE, +Vs to -Vs BOOST VOLTAGE, +V<sub>b</sub> to -V<sub>b</sub> 230V OUTPUT CURRENT, within SOA 80A POWER DISSIPATION, internal 400W INPUT VOLTAGE, differential ±20V INPUT VOLTAGE, common mode  $\pm V_b$ TEMPERATURE, pin solder - 10s 300°C TEMPERATURE, junction<sup>2</sup> 150°C TEMPERATURE, storage -65 to +150°C

OPERATING TEMPERATURE RANGE, case -55 to +125°C

SPECIFICATIONS PARAMETER	TEST CONDITIONS	MIN	PA52 TYP	MAX	MIN	PA52A TYP	MAX	UNITS
INPUT OFFSET VOLTAGE, initial OFFSET VOLTAGE, vs. temperature OFFSET VOLTAGE, vs. supply BIAS CURRENT, initial BIAS CURRENT vs. supply OFFSET CURRENT, initial INPUT IMPEDANCE, DC IMPUT CAPACITANCE COMMON MODE VOLTAGE RANGE	Full temperature range  Full temperature range	-V <sub>B</sub> +12	5 20 10 10 .01 10 10" 13	10 50 30 50		2 * * * * * * * *	5 * * *	mV μV/°V μV/V pA pA/V pA Ω pF
COMMON MODE REJECTION,DC INPUT NOISE	Full temp, range, V <sub>CM</sub> = ±20V 100KHZ BW, Rs=1KΩ	+V <sub>B</sub> -14 90	100 10		*	*	*	V dB µVrms
GAIN OPEN LOOP, @ 15Hz GAIN BANDWIDTH PRODUCT POWER BANDWIDTH	Full temperature range $R_L=10\Omega$ $R_L=4\Omega$ , $V_o=180V_{p,p}$ , Av=-10 Full temperature range	94	102 3 90		*	* *		dB MHz kHz
OUTPUT VOLTAGE SWING VOLTAGE SWING, PA52 VOLTAGE SWING, PA52A CURRENT, peak SETTLING TIME TO.1% SLEW RATE RESISTANCE	$\begin{array}{c} I_o\!\!=\!\!40A \\ \pm V_{BOOST}\!\!=\!\!\pm V_S\!\!\pm\!10V,\ I_o\!\!=\!\!40A \\ \pm V_{BOOST}\!\!=\!\!\pm V_S\!\!\pm\!10V,\ I_o\!\!=\!\!50A \\ 3ms\ 10\%\ Duty\ Cycle \\ A_V\!\!=\!\!-10,10V\ STEP,R_L\!\!=\!\!4\Omega \\ A_V\!\!=\!\!-10 \\ I_O\!\!=\!\!0,\ NO\ LOAD,\ 2MHZ \end{array}$	$\pm V_{s} \mp 9.5$ $\pm V_{s} \mp 5.8$ 80 50	±V <sub>S</sub> ∓8.0 ±V <sub>S</sub> ∓4.0		* ±V <sub>s</sub> ∓ 5.8 *	* ±V <sub>S</sub> = 5.0  *		V V V A μs V/μs
POWER SUPPLY VOLTAGE, ±V <sub>BOOST</sub> VOLTAGE, ±V <sub>S</sub> CURRENT,quiescent, boost supply CURRENT, quiescent, total	Full temperature range Full temperature range	+14, -12 ±3	±30 26 30	±115 ±100 32 36	*	* *	* * *	V V mA mA
THERMAL RESISTANCE,AC,junction to case <sup>3</sup> RESISTANCE,DC,junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case	Full temperature range, F>60HZ Full temperature range, F>60HZ Full temperature range Meets full range specification	-25	.2 .25 12	.25 .31 85	*	* * *	* *	°C/W °C/W °C/W

#### NOTES: \*

- The specification of PA52A is identical to the specification for PA52 in applicable column to the left
- 1. Unless otherwise noted:  $T_c = 25^{\circ}$ C, DC input specifications are  $\pm$  value given. Power supply voltage is typical rating.  $\pm V_{BOOST} = \pm V_{S}$ .
- 2. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. For guidance, refer to the heatsink data sheet.
- 3. Rating applies if the output current alternates between both output transistors at a rate faster than 60 Hz.

#### CAUTION


The PA52 is constructed from MOSFET transistors. ESD handling procedures must be observed.


The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.


2 PA52U





























PA52U 3





#### **GENERAL**

Please read Application Note 1 "General Operating Considerations" which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.Cirrus.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit; heat sink selection; Apex Precision Power's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

#### **CURRENT LIMIT**

There is no internal circuit provision for current limit in the PA52. However, the PA52 circuit board in the PA52 evaluation kit does provide a means whereby the output current can be sensed. An external circuit current limit can thereby be implemented if needed.

#### **BOOST OPERATION**

With the  $V_{\text{BOOST}}$  feature the small signal stages of the amplifier are operated at higher supply voltages than the amplifier's high current output stage.  $+V_{\text{BOOST}}$  (pin 11) and  $-V_{\text{BOOST}}$  (pin 12) are connected to the small signal circuitry of the amplifier.  $+V_{\text{S}}$  (pin 9,10) and  $-V_{\text{S}}$  (pin 3,4) are connected to the high current output stage. An additional 10V on the  $V_{\text{BOOST}}$  pins is sufficient to allow the small signal stages to drive the output transistors into saturation and improve the output voltage swing for extra efficient operation when required. When close swings to the supply rails is not required the  $+V_{\text{BOOST}}$  and  $+V_{\text{S}}$  pins must be strapped together as well as the  $-V_{\text{BOOST}}$  and  $-V_{\text{S}}$  pins. The boost voltage pins must not be at a voltage lower than the  $V_{\text{S}}$  pins.

#### COMPENSATION

Compensation is internally fixed for a gain of 3 or more and is not adjustable by the user. The PA52 therefore is not unity gain stable.

#### POWER SUPPLY BYPASSING

Proper and sufficient power supply bypassing is crucial to proper operation of the PA52. Bypass the +Vb and -Vb supply pins with a minimum .1 $\mu$ F ceramic capacitors directly at the supply pins. On the +Vs and -Vs pins use a combination of ceramic and electrolytic capacitors. Use 1 $\mu$ F ceramic capacitors and an electrolytic capacitor at least 10 $\mu$ F for each amp of output current required.

# CONTACTING CIRRUS LOGIC SUPPORT

For all Apex Precision Power product questions and inquiries, call toll free 800-546-2739 in North America. For inquiries via email, please contact apex.support@cirrus.com.

International customers can also request support by contacting their local Cirrus Logic Sales Representative. To find the one nearest to you, go to www.cirrus.com

#### IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs, Apex Precision Power, Apex and the Apex Precision Power logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

4 PA52U