

2	1	
Design Backgrou	ind	
500 V max		
tor can withstand 2 R2 in Series for 1 mit the current als	M/500V	
amps the voltage to cting OpAmp.	→ +/-0.5V	D
t		
ct to DPM 7107/7135 nvertor or OpAmp St		
at output if outpu by a value less th		
ting buffer if inpu polarity where gnd .SCH for details.		
CMOS Switch		
53 Analog Multiplex esistance of around t of the circuit is resistance comes in mp output source re es no error at outp	l 100E s that 1 series ssistance.	
		с
Caution !!!		
not isolate only a ltage is present at circuit is a danger	: input	
Digital Con	trol Options	•
controlled by I/O	port of uC	
that the uC can Con		
given to Counters croll gain digitall		
connected to DIP s	switch.	
connected to a thu	umbwheel	
		в
Logic 0 i	s OV Logic 1 is 5V	
(2) (1)	Gain Av	
	Attenuation	
	1/1000	
		Η
	_ '	
V (7805)	VDD = -5V (7905)	
STORS MFR 1% UNLESS		А
ramic Disc 104 = 0. N	1UF = 100n	
N ATTENUATOR WIT	H DIGITAL CONTROL	
Number 3.SCH	Rev 00	
August 05, 2003	Sheet 0 of 1	
	1	- 1