9368

7-SEGMENT DECODER/DRIVER/LATCH

(Constant Current Source Outputs)


DESCRIPTION — The '68 is a 7-segment decoder driver incorporating input latches and constant current output circuits to drive common cathode type LED displays directly.

- HIGH SPEED INPUT LATCHES FOR DATA STORAGE
- DRIVES COMMON CATHODE LED DISPLAYS SUCH AS FND357 OR FND500 DIRECTLY
- ACTIVE LOW LATCH ENABLE FOR EASY INTERFACE WITH MSI CIRCUITS
- HEXADECIMAL DECODE FORMAT
- LATCH SPEED COMPARABLE TO STANDARD MSI LATCHES
- DATA INPUT FAN-IN ZERO WHEN LATCH NOT ENABLED
- AUTOMATIC RIPPLE BLANKING FOR SUPPRESSION OF LEADING EDGE ZEROS AND/OR TRAILING EDGE ZEROS
- PINOUTS COMPARABLE WITH OTHER STANDARD MSI DECODERS SUCH AS 9307, 9317, 7446, 7447, 7448


ORDERING CODE: See Section 9

PKGS	PIN	COMMERCIAL GRADE	PKG
	OUT	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	TYPE
Plastic DIP (P)	Α	9368PC	9B
Ceramic DIP (D)	А	9368DC	6B

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



V_{CC} = Pin 16 GND = Pin 8

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW		
$A_0 - A_3$	Address (Data) Inputs	2.0/1.0*		
LE	Latch Enable Input (Active LOW)	1.0/1.0		
RBI	Ripple Blanking Input (Active LOW)	1.0/1.0		
A ₀ — A ₃ LE RBI RBO	Ripple Blanking as Output (Active LOW)	-/2.0		
	as Input (Active LOW)	-/2.0		
a-g	Segment Outputs (Active HIGH)	20 mA/"OFF"		

^{*}Except Loadings is 100 μA at 0.4 V when \overline{LE} is HIGH.

FUNCTIONAL DESCRIPTION — The '68 is a 7-segment decoder driver designed to drive 7-segment common cathode LED displays such as the Fairchild FND357 or FND500 directly. The '68 drives any common cathode LED display rated at a nominal 20 mA at 1.7 V per segment without need for current limiting resistors.


This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a hexadecimal decode format which produces numeric codes "0" thru "9" and alpha codes "A" thru "F" using upper and lower case fonts.

Latches on the four data inputs are controlled by an active LOW latch enable LE. When the LE is LOW, the state of the outputs is determined by the input data. When the LE goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The LE pulse width necessary to accept and store data is typically 30 ns which allows data to be strobed into the '68 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.

Another feature of the '68 is that the unit loading on the data inputs is very low (-100 μ A Max) when the latch enable is HIGH. This allows '68s to be driven from an MOS device in multiplex mode without the need for drivers on the data lines.

The '68 also has provision for automatic blanking of the leading and/or trailing edge zeros in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an eight digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBO) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing edge zeros. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.

LOGIC DIAGRAM




TRUTH TABLE

			INPL	JTS				OUTPUTS							
BINARY STATE	LΕ	RBI	А3	A ₂	A ₁	A ₀	а	b	С	d	е	f	g	RBÖ	DISPLAY
_ 0 0 1	ב ב	+ L H X	X L L	X L L	X L L	ITLX	▼ ∟ I ∟	L H H	L H H	STAE L H L	BLE - L H L	L H L	L L L	IIII	STABLE BLANK
2 3 4 5		X X X	L L L	L L H	H H L	LHLH	H H L H	Н Н Н L	L H H	H H L	H L L	L H H	H H H	111	១៩៩
6 7 8 9 10		× × × ×	LLIL	H L L	HHLLH	LHLHL	H H H H	Ь Н Н	H H H H	HLLL	H L H L	H H H H	H H H H	H H H H	ωr ο ο ο
11 12 13 14 15		X X X X		L H H H	H L H H	H H L	LHLHH	LHLL	H H L	H H H L	HHHH	HHLHH	HLHHH	1 1 1 1	שיט פר גיו פע
Х	х	Х	Х	Х	X	Х	L	L	L	L	L	L	L	L**	BLANK



NUMERICAL DESIGNATIONS




^{*}The \overrightarrow{RBI} will blank the display only if a binary zero is stored in the latches.
**The \overrightarrow{RBO} used as an input overrides all other input conditions.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



DISPLAY DEMULTIPLEXING SYSTEM WITH RIPPLE BLANKING STROBE INPUT OR DIGIT ADDRESS (SEE NOTE 5) BCD MULTIPLEX OTHER DIGITS DATA A0 A1 A2 A3 EL RB1 A0 A1 A2 A3 E1 RB0 7-SETMENT DECODER DRIVER/LATCH 7-SEGMENT DECODER DRIVER/LATCH -SEGMENT DECODER DRIVER/LATCH LEAST SIGNIFICANT MOST SIGNIFICANT DIGIT DIGIT COMMON CATHODE LED DISPLAY, **SUCH AS FAIRCHILD FND357**

NOTE:

Digit address data must be non-overlapping. Standard TTL decoders like the 9301, 9311, 7442 or 74155 must be strobed, since the address decoding glitches could cause erroneous data to be strobed into the latches.

OR FND500

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	93	BXX	UNITS	CONDITIONS
	TANAMETEN	Min	Max		
Юн	Segment Output HIGH Current	-16	-22	mA	$V_{CC} = 5.0 \text{ V}, V_{OUT} = 1.7 \text{ V},$ $T_A = +25^{\circ} \text{ C}$
loL	Segment Output LOW Current	-250	250	μΑ	$V_{CC} = 5.0 \text{ V}, V_{OUT} = 1.7 \text{ V}$
lcc	Power Supply Current		67	mA	V _{CC} = Max, Outputs Open, Data & Latch Inputs = Gnd

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		9:	3XX		CONDITIONS
SYMBOL	PARAMETER		15 pF 100 Ω	UNITS	
		Min	Max		
tpLH tpHL	Propagation Delay An to a — g		50 75	ns	Fig. 3-21
tplH tpHL	Propagation Delay LE to a — g		. 70 90	ns	Fig. 3-9

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	9:	3XX	UNITS	CONDITIONS
	FARAMETER	Min	Max		
ts (H)	Setup Time HIGH An to LE	30		ns	Fig. 3-13
t _h (H)	Hold Time HIGH An to LE	0		ns	Fig. 3-13
t _s (L)	Setup Time LOW An to LE	20		ns	Fig. 3-13
t _h (L)	Hold Time LOW	0		ns	Fig. 3-13
tw (L)	LE Pulse Width LOW	45		ns	Fig. 3-8