19 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The LM3S8962 microcontroller includes two quadrature encoder interface (QEI) modules. Each QEI module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

Each Stellaris[®] quadrature encoder has the following features:

- Two QEI modules, each with the following features:
- Position integrator that tracks the encoder position
- Velocity capture using built-in timer
- The input frequency of the QEI inputs may be as high as 1/4 of the processor frequency (for example, 12.5 MHz for a 50-MHz system)
- Interrupt generation on:
 - Index pulse
 - Velocity-timer expiration
 - Direction change
 - Quadrature error detection

19.1 Block Diagram

Figure 19-1 on page 678 provides a block diagram of a Stellaris QEI module.



Figure 19-1. QEI Block Diagram

19.2 Functional Description

The QEI module interprets the two-bit gray code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The position integrator and velocity capture can be independently enabled, though the position integrator must be enabled before the velocity capture can be enabled. The two phase signals, PhA and PhB, can be swapped before being interpreted by the QEI module to change the meaning of forward and backward, and to correct for miswiring of the system. Alternatively, the phase signals can be interpreted as a clock and direction signal as output by some encoders.

The QEI module supports two modes of signal operation: quadrature phase mode and clock/direction mode. In quadrature phase mode, the encoder produces two clocks that are 90 degrees out of phase; the edge relationship is used to determine the direction of rotation. In clock/direction mode, the encoder produces a clock signal to indicate steps and a direction signal to indicate the direction of rotation. This mode is determined by the SigMode bit of the **QEI Control (QEICTL)** register (see page 682).

When the QEI module is set to use the quadrature phase mode (SigMode bit equals zero), the capture mode for the position integrator can be set to update the position counter on every edge of the PhA signal or to update on every edge of both PhA and PhB. Updating the position counter on every PhA and PhB provides more positional resolution at the cost of less range in the positional counter.

When edges on PhA lead edges on PhB , the position counter is incremented. When edges on PhB lead edges on PhA , the position counter is decremented. When a rising and falling edge pair is seen on one of the phases without any edges on the other, the direction of rotation has changed.

The positional counter is automatically reset on one of two conditions: sensing the index pulse or reaching the maximum position value. Which mode is determined by the ResMode bit of the **QEI Control (QEICTL)** register.

When ResMode is 1, the positional counter is reset when the index pulse is sensed. This limits the positional counter to the values [0:N-1], where N is the number of phase edges in a full revolution of the encoder wheel. The **QEIMAXPOS** register must be programmed with N-1 so that the reverse direction from position 0 can move the position counter to N-1. In this mode, the position register contains the absolute position of the encoder relative to the index (or home) position once an index pulse has been seen.

When ResMode is 0, the positional counter is constrained to the range [0:M], where M is the programmable maximum value. The index pulse is ignored by the positional counter in this mode.

The velocity capture has a configurable timer and a count register. It counts the number of phase edges (using the same configuration as for the position integrator) in a given time period. The edge count from the previous time period is available to the controller via the **QEISPEED** register, while the edge count for the current time period is being accumulated in the **QEICOUNT** register. As soon as the current time period is complete, the total number of edges counted in that time period is made available in the **QEISPEED** register (losing the previous value), the **QEICOUNT** is reset to 0, and counting commences on a new time period. The number of edges counted in a given time period is directly proportional to the velocity of the encoder.

Figure 19-2 on page 679 shows how the Stellaris quadrature encoder converts the phase input signals into clock pulses, the direction signal, and how the velocity predivider operates (in Divide by 4 mode).



Figure 19-2. Quadrature Encoder and Velocity Predivider Operation

The period of the timer is configurable by specifying the load value for the timer in the **QEILOAD** register. When the timer reaches zero, an interrupt can be triggered, and the hardware reloads the timer with the **QEILOAD** value and continues to count down. At lower encoder speeds, a longer timer period is needed to be able to capture enough edges to have a meaningful result. At higher encoder speeds, both a shorter timer period and/or the velocity predivider can be used.

The following equation converts the velocity counter value into an rpm value:

rpm = (clock * (2 * VelDiv) * Speed * 60) ÷ (Load * ppr * edges)

where:

clock is the controller clock rate

ppr is the number of pulses per revolution of the physical encoder

edges is 2 or 4, based on the capture mode set in the **QEICTL** register (2 for CapMode set to 0 and 4 for CapMode set to 1)

For example, consider a motor running at 600 rpm. A 2048 pulse per revolution quadrature encoder is attached to the motor, producing 8192 phase edges per revolution. With a velocity predivider of

÷1 (VelDiv set to 0) and clocking on both PhA and PhB edges, this results in 81,920 pulses per second (the motor turns 10 times per second). If the timer were clocked at 10,000 Hz, and the load value was 2,500 (¼ of a second), it would count 20,480 pulses per update. Using the above equation:

rpm = (10000 * 1 * 20480 * 60) ÷ (2500 * 2048 * 4) = 600 rpm

Now, consider that the motor is sped up to 3000 rpm. This results in 409,600 pulses per second, or 102,400 every $\frac{1}{4}$ of a second. Again, the above equation gives:

rpm = (10000 * 1 * 102400 * 60) ÷ (2500 * 2048 * 4) = 3000 rpm

Care must be taken when evaluating this equation since intermediate values may exceed the capacity of a 32-bit integer. In the above examples, the clock is 10,000 and the divider is 2,500; both could be predivided by 100 (at compile time if they are constants) and therefore be 100 and 25. In fact, if they were compile-time constants, they could also be reduced to a simple multiply by 4, cancelled by the ÷4 for the edge-count factor.

Important: Reducing constant factors at compile time is the best way to control the intermediate values of this equation, as well as reducing the processing requirement of computing this equation.

The division can be avoided by selecting a timer load value such that the divisor is a power of 2; a simple shift can therefore be done in place of the division. For encoders with a power of 2 pulses per revolution, this is a simple matter of selecting a power of 2 load value. For other encoders, a load value must be selected such that the product is very close to a power of two. For example, a 100 pulse per revolution encoder could use a load value of 82, resulting in 32,800 as the divisor, which is 0.09% above 2^{14} ; in this case a shift by 15 would be an adequate approximation of the divide in most cases. If absolute accuracy were required, the controller's divide instruction could be used.

The QEI module can produce a controller interrupt on several events: phase error, direction change, reception of the index pulse, and expiration of the velocity timer. Standard masking, raw interrupt status, interrupt status, and interrupt clear capabilities are provided.

19.3 Initialization and Configuration

The following example shows how to configure the Quadrature Encoder module to read back an absolute position:

- 1. Enable the QEI clock by writing a value of 0x0000.0100 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- **4.** Configure the quadrature encoder to capture edges on both signals and maintain an absolute position by resetting on index pulses. Using a 1000-line encoder at four edges per line, there are 4000 pulses per revolution; therefore, set the maximum position to 3999 (0xF9F) since the count is zero-based.
 - Write the QEICTL register with the value of 0x0000.0018.

- Write the **QEIMAXPOS** register with the value of 0x0000.0F9F.
- 5. Enable the quadrature encoder by setting bit 0 of the QEICTL register.
- 6. Delay for some time.
- 7. Read the encoder position by reading the **QEIPOS** register value.

19.4 Register Map

Table 19-1 on page 681 lists the QEI registers. The offset listed is a hexadecimal increment to the register's address, relative to the module's base address:

- QEI0: 0x4002.C000
- QEI1: 0x4002.D000

Note that the QEI module clock must be enabled before the registers can be programmed (see page 219). There must be a delay of 3 system clocks after the QEI module clock is enabled before any QEI module registers are accessed.

Offset	Name	Туре	Reset	Description	See page
0x000	QEICTL	R/W	0x0000.0000	QEI Control	682
0x004	QEISTAT	RO	0x0000.0000	QEI Status	684
0x008	QEIPOS	R/W	0x0000.0000	QEI Position	685
0x00C	QEIMAXPOS	R/W	0x0000.0000	QEI Maximum Position	686
0x010	QEILOAD	R/W	0x0000.0000	QEI Timer Load	687
0x014	QEITIME	RO	0x0000.0000	QEI Timer	688
0x018	QEICOUNT	RO	0x0000.0000	QEI Velocity Counter	689
0x01C	QEISPEED	RO	0x0000.0000	QEI Velocity	690
0x020	QEIINTEN	R/W	0x0000.0000	QEI Interrupt Enable	691
0x024	QEIRIS	RO	0x0000.0000	QEI Raw Interrupt Status	692
0x028	QEIISC	R/W1C	0x0000.0000	QEI Interrupt Status and Clear	693

Table 19-1. QEI Register Map

19.5 Register Descriptions

The remainder of this section lists and describes the QEI registers, in numerical order by address offset.

Register 1: QEI Control (QEICTL), offset 0x000

This register contains the configuration of the QEI module. Separate enables are provided for the quadrature encoder and the velocity capture blocks; the quadrature encoder must be enabled in order to capture the velocity, but the velocity does not need to be captured in applications that do not need it. The phase signal interpretation, phase swap, Position Update mode, Position Reset mode, and velocity predivider are all set via this register.

QEI Control (QEICTL)

QE10 base: 0x4002.C000 QE11 base: 0x4002.D000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[10	reserved	10	STALLEN	INVI	INVB	INVA		VelDiv		VelEn	ResMode	CapMode	SigMode	Swap	Enable		
Type Reset	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
В	it/Field		Nan	ne	Ту	pe	Reset	Description										
	31:13		reser	ved	R	0	0x00	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.							To proved bit sh	To provide d bit should be		
	12		STAL	LEN	R/	W	0	Stall QEI When set, the QEI stalls when the microcontroller asserts Halt.										
	11		IN\	/I	R/	W	0	Invert Index Pulse When set , the input Index Pulse is inverted.										
	10		INV	′B	R/	W	0	Inve Whe	ert PhB en set, the	e PhB in	put is in	verted.						
	9		IN√	/A	R/	W	0	Inve Whe	ert PhA en set, th	e PhA in	put is in	verted.						
	8:6		VelE	Div	R/	W	0x0	Prec A pr QEI	divide Ve edivider COUNT a	locity of the in accumul	put quad ator. Th	drature p is field ca	ulses be an be se	fore bein t to the fo	g applie bllowing	ed to the values:		
								Val	ue Predi	vider								
								0x	0 ÷	1								
								0x	1 ÷:	2								
								0x	2 ÷4	4								
								0x	3 ÷8	3								
								0x	4 ÷1	6								
								0x	5 ÷3	2								
								0x	6 ÷6	4								
								0x	7 ÷12	28								

Stellaris® LM3S8962 Microcontroller

Bit/Field	Name	Туре	Reset	Description
5	VelEn	R/W	0	Capture Velocity When set, enables capture of the velocity of the quadrature encoder.
4	ResMode	R/W	0	Reset Mode The Reset mode for the position counter. When 0, the position counter is reset when it reaches the maximum; when 1, the position counter is reset when the index pulse is captured.
3	CapMode	R/W	0	Capture Mode The Capture mode defines the phase edges that are counted in the position. When 0, only the PhA edges are counted; when 1, the PhA and PhB edges are counted, providing twice the positional resolution but half the range.
2	SigMode	R/W	0	Signal Mode When 1, the PhA and PhB signals are clock and direction; when 0, they are quadrature phase signals.
1	Swap	R/W	0	Swap Signals Swaps the PhA and PhB signals.
0	Enable	R/W	0	Enable QEI Enables the quadrature encoder module.

Register 2: QEI Status (QEISTAT), offset 0x004

This register provides status about the operation of the QEI module.

QEI QEI0 QEI1 Offse Type	Status base: 0x- base: 0x- t 0x004 RO, rese	(QEIS ⁻ 4002.C00 4002.D00 t 0x0000	TAT) 00 00 .0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[1		1	1		r	т т	rese	rved		1	1	r	i	1		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[1	reserved									I	1	ı	i	Direction	Error	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Name Type				Reset	Des	cription								
31:2			reserv	ved	R	0	0x00	Soft com pres	ware sho patibility served ac	ould not with futu cross a r	rely on t ure prod ead-mod	he value ucts, the dify-write	of a res value of operation	erved bi a reser on.	t. To prov ved bit sh	ride Iould be	
	1		Direction		RO		0	Dire Indio The	Direction of Rotation Indicates the direction the encoder is rotating. The Direction values are defined as follows:								
								Val	ue Desc	ription							
								0	Forw	Forward rotation							
								1	Reve	rse rota	tion						
	0		Error RO			0	Error Detected Indicates that an error was detected in the gray code sequence (that both signals changing at the same time).										

Register 3: QEI Position (QEIPOS), offset 0x008

This register contains the current value of the position integrator. Its value is updated by inputs on the QEI phase inputs, and can be set to a specific value by writing to it.



Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C

This register contains the maximum value of the position integrator. When moving forward, the position register resets to zero when it increments past this value. When moving backward, the position register resets to this value when it decrements from zero.



Register 5: QEI Timer Load (QEILOAD), offset 0x010

This register contains the load value for the velocity timer. Since this value is loaded into the timer the clock cycle after the timer is zero, this value should be one less than the number of clocks in the desired period. So, for example, to have 2000 clocks per timer period, this register should contain 1999.

QEI Timer Load (QEILOAD) QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x010 Type R/W, reset 0x0000.0000 24 17 16 31 30 29 28 27 26 25 23 22 21 20 19 18 . Load Type Reset R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 11 10 9 6 2 14 12 8 7 5 4 3 1 0 Load R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset R/W 31:0 Load 0x00 Velocity Timer Load Value The load value for the velocity timer.

Register 6: QEI Timer (QEITIME), offset 0x014

This register contains the current value of the velocity timer. This counter does not increment when VelEn in **QEICTL** is 0.

QEI QEI0 QEI1 Offse Type	Timer (base: 0x4 base: 0x4 t 0x014 RO, reset	QEITIN 4002.C00 4002.D00 t 0x0000.	∕Æ) 00 0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		I	1	1		· ·	Tir	ne I		1 1		· · · ·			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/Field			Name		Ту	ype Reset		Des	cription							
	31:0		Tim	е	R	0	0x00	Velo The	city Time	er Currei value of	nt Value the veloo	city timer				

January 09, 2011

Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018

This register contains the running count of velocity pulses for the current time period. Since this is a running total, the time period to which it applies cannot be known with precision (that is, a read of this register does not necessarily correspond to the time returned by the **QEITIME** register since there is a small window of time between the two reads, during which time either value may have changed). The **QEISPEED** register should be used to determine the actual encoder velocity; this register is provided for information purposes only. This counter does not increment when VelEn in **QEICTL** is 0.

QEI Velocity Counter (QEICOUNT) QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x018 Type RO, reset 0x0000.0000 31 30 24 16 29 28 27 26 25 23 22 21 20 19 18 17 Count RO 0 RO 0 RO 0 RO 0 RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 4 3 2 0 5 1 Count Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Type 31:0 RO 0x00 Count Velocity Pulse Count The running total of encoder pulses during this velocity timer period.

Register 8: QEI Velocity (QEISPEED), offset 0x01C

This register contains the most recently measured velocity of the quadrature encoder. This corresponds to the number of velocity pulses counted in the previous velocity timer period. This register does not update when VelEn in **QEICTL** is 0.



Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020

This register contains enables for each of the QEI module's interrupts. An interrupt is asserted to the controller if its corresponding bit in this register is set to 1.

QEI0 QEI1 Offse Type	base: 0x base: 0x t 0x020 R/W, res	4002.C00 4002.D00 et 0x0000	00000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1	1	1	1	ı ı	rese	rved				1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		r 1	r	r	1	l rese	I I erved	l			I	ſ	IntError	IntDir	IntTimer	IntIndex	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field Name Type F							Des	cription								
	31:4		reser	ved	R	0	0x00	Soft com pres	ware sho patibility erved ac	ould not with futu cross a r	rely on tl ure produ ead-mod	he value ucts, the lify-write	of a resovalue of operation	erved bi a reserv on.	t. To prov ved bit sh	ride nould be	
	3 IntError			ror	R	W	0	Pha Whe	Phase Error Interrupt Enable When 1, an interrupt occurs when a phase error is detected.								
2 IntDir R/W								Dire Whe	ction Ch en 1, an i	ange Int nterrupt	errupt Ei occurs v	nable when the	e directio	n chang	es.		
1 IntTimer						W	0	Time Whe	Timer Expires Interrupt Enable When 1, an interrupt occurs when			le when the	e velocity	timer ex	kpires.		
0 IntIndex				lex	R	W	0	Index Pulse Detected Interrupt Enable When 1, an interrupt occurs when the index pulse is c				etected.					

QEI Interrupt Enable (QEIINTEN)

Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (this is set through the **QEIINTEN** register). Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred.

QEI Raw Interrupt Status (QEIRIS)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x024 Type RO, reset 0x0000.0000

2

1

0

IntDir

IntTimer

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1		ı		1 1	rese	erved		1	1			I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			T	I	 	rese	erved		ı ı		1	1	IntError	IntDir	IntTimer	IntIndex	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Name		Туре		Reset	Des	Description								
31:4			reserved		R	0	0x00	Sofi com pres	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	3		IntEr	ror	R	0	0	Pha Indi	ise Error cates tha	Detecte It a phas	d se error v	vas dete	cted.				

 RO
 0
 Direction Change Detected Indicates that the direction has changed.

 RO
 0
 Velocity Timer Expired

Indicates that the velocity timer has expired. IntIndex RO 0 Index Pulse Asserted Indicates that the index pulse has occurred.

Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028

This register provides the current set of interrupt sources that are asserted to the controller. Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred. This is a R/W1C register; writing a 1 to a bit position clears the corresponding interrupt reason.

QEI Interrupt Status and Clear (QEIISC)

QEI1 base: 0x4002.D000 Offset 0x028

Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ı		1	1			1 1	rese	rved		1	1			1	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	ı – – – –	res	erved		· · ·	r	1	1	IntError	IntDir	IntTimer	IntIndex
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field Name				ne	Ту	pe	Reset	Des	Description							
31:4			reser	ved	R	0	0x00	Soft com pres	ware sho patibility served ac	ould not with futu cross a r	rely on t ure prod ead-mo	he value ucts, the dify-write	of a reso value of operatio	erved bit a reserv on.	t. To prov ved bit sh	ride Iould be
	3 IntError		ror	R/W1C		0	Pha Indio	Phase Error Interrupt Indicates that a phase error was detected.								
	2 IntDir)ir	R/W	R/W1C		Dire Indie	Direction Change Interrupt Indicates that the direction has changed.								
	1 IntTime			ner	R/W	/1C	0	Velc Indi	Velocity Timer Expired Interrupt Indicates that the velocity timer has expired.							
0			Intino	lex	R/W1C		0	Inde Indie	Index Pulse Interrupt Indicates that the index pulse has occurred.							

QEI0 base: 0x4002.C000