

To all our customers

---

## **Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.**

---

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.  
Customer Support Dept.  
April 1, 2003

## Description

### Description

The M16C/6N group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. They also feature a built-in multiplier and DMAC, making them ideal for controlling office, communications, industrial equipment, and other high-speed processing applications.

The M16C/6N group is consisted of two sub-groups, M16C/6N0 group and M16C/6N1 group. The M16C/6N0 group has two CAN (Controller Area Network) modules and the M16C/6N1 group has one CAN module (See Figure 1.1.4 Memory Expansion). The CAN modules comply with the 2.0B specification. The M16C/6N group is suited to drive automotive and industrial control systems.

### Features

- Memory capacity ..... ROM 128K/256K bytes  
RAM 5K/10K bytes
- Shortest instruction execution time ..... 62.5 ns ( $f(XIN) = 16\text{MHz}$ , 1/1 prescaler, without software wait)
- Supply voltage ..... 4.2 to 5.5V ( $f(XIN) = 16\text{MHz}$ , 1/1 prescaler, without software wait)
- Low power dissipation ..... 60mA M16C/6N0 group Mask products  
65mA M16C/6N0 group Flash products  
50mA M16C/6N1 group Mask products  
55mA M16C/6N1 group Flash products  
( $f(XIN) = 16\text{MHz}$ , 1/1 prescaler, without software wait)
- Interrupts ..... 29 internal and 9 external interrupt sources, 4 software interrupt sources, 7 priority levels (including key input interrupt)
- Multifunction 16-bit timer ..... 5 output timers + 6 input timers
- Serial I/O ..... 3 channels (UART/clock synchronous, 1 channel clock synchronous)
- DMAC ..... 2 channels (trigger: 24 sources)
- CAN module ..... 2 channels for M16C/6N0 group  
1 channel for M16C/6N1 group
- A-D converter ..... 10 bits X (8X3+2) channels
- D-A converter ..... 8 bits X 2 channels
- CRC calculation circuit ..... 1 circuit
- Watchdog timer ..... 1 15-bit timer
- Programmable I/O ..... 87 lines
- Input port ..... 1 line (P85 shared with  $\overline{NMI}$  pin)
- Chip select output ..... 4 lines
- Memory expansion ..... Available (to a maximum of 1M bytes)
- Clock generating circuit ..... 3 built-in circuits  
Main clock generating circuit, Sub clock generating circuit,  
(built-in feedback resistor, and external ceramic or quartz crystal oscillator)  
Ring oscillation circuit (with an oscillation stop detection circuit)

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

### Applications

Automotive and industrial control systems

#### -----Table of Contents-----

Central Processing Unit (CPU) .....	11	Serial I/O .....	117
Reset .....	14	A-D Converter .....	157
Processor Mode .....	22	D-A Converter .....	167
Clock Generating Circuit .....	36	CRC Calculation Circuit .....	169
Protection .....	52	CAN Module .....	171
Interrupt .....	53	Programmable I/O Port .....	196
Watchdog Timer .....	75	Electrical Characteristics .....	207
DMAC .....	77	Flash Memory Version .....	224
Timer .....	87		

Description

**Pin Configuration**

Figures 1.1.1 and 1.1.2 show the pin configuration (top view).




Figure 1.1.1. Pin configuration for M16C/6N0 group (top view)

Description





Figure 1.1.2. Pin configuration for M16C/6N1 group (top view)

Description

**Block Diagram**

Figure 1.1.3 is a block diagram of the M16C/6N group.



**Figure 1.1.3. Block diagram of M16C/6N group**

## Description

### Performance Outline

Table 1.1.1 is a performance outline of the M16C/6N group.

**Table 1.1.1. Performance outline of M16C/6N group**

Item		Performance
Number of basic instructions		91 instructions
The shortest instruction execution time		62.5 ns ( $f(X_{IN}) = 16$ MHz, 1/1 prescaler, without software wait)
Memory capacity	ROM	128K / 256K bytes
	RAM	5K / 10 K bytes
I/O ports	P0 to P10 (except P8 <sub>s</sub> )	8-bit x 10, 7-bit x 1
Input port	P8 <sub>s</sub>	1-bit x 1
Multifunction timer	TA0, TA1, TA2, TA3, TA4	16-bit x 5
	TB0, TB1, TB2, TB3, TB4, TB5	16-bit x 6
Serial I/O	UART0, UART1, UART2	(UART or clock synchronous) x 3
	S I/O3	Clock synchronous
A-D converter		10 bits x (8 x 3 + 2) channels
D-A converter		8 bits x 2 channels
CRC calculation circuit		1 circuit CRC-CCITT
DMAC		2 channels (trigger: 24 sources)
CAN Module		2 channels for M16C/6N0 group 1 channel for M16C/6N1 group
Watch-dog timer		15-bit x 1 (with prescaler)
Interrupt		29 internal and 9 external sources, 4 software sources, 7 priority levels
Clock generating circuit		3 built-in clock generating circuits (built-in feedback resistor, external ceramic or quartz crystal oscillator, and internal ring oscillator)
Supply voltage		4.2 to 5.5 V ( $f(X_{IN}) = 16$ MHz, 1/1 prescaler, without software wait)
Power dissipation		60 mA M16C/6N0 group Mask products 65 mA M16C/6N0 group Flash products 50 mA M16C/6N1 group Mask products 55 mA M16C/6N1 group Flash products ( $f(X_{IN}) = 16$ MHz, 1/1 prescaler, without software wait)
I/O characteristics	I/O withstand voltage	5 V
	Output current	5 mA
Operating ambient temperature		-40 to 125 °C
Device configuration		CMOS high performance silicon gate


Description

**M16C/6N Group Expansion**

Mitsubishi releases the following products in the M16C/6N group.

- (1) Supports to mask ROM versions and flash memory versions
- (2) ROM size
- (3) Package

100P6S-A ..... Plastic mold QFP (Mask ROM and Flash memory versions)



**Figure 1.1.4. Memory expansion**

Mitsubishi supports the types shown in the list below.

**Table 1.1.2. M16C/6N group**

October 2002

Type No.		ROM size (Byte)	RAM size (Byte)	CAN module (Channel)	Characteristic	Package type	Remarks
M16C/6N0 group	M306NAMGT-XXXXFP	256K	10K	2	85°C guaranteed version	100P6S-A	Mask ROM version
	M306NAMCT-XXXXFP	128K	5K		125°C guaranteed version(Note 2)		
	M306NAMCV-XXXXFP	128K	5K		85°C guaranteed version		Flash memory 5V version
	M306NAFGTFP	256K	10K				
M16C/6N1 group	M306NBMCT-XXXXFP	128K	5K	1	85°C guaranteed version	100P6S-A	Mask ROM version
	M306NBMCV-XXXXFP	128K	5K		125°C guaranteed version(Note 2)		
	M306NBFCTFP	128K	5K		85°C guaranteed version		Flash memory 5V version

Note 1: It may change in the future.

Note 2: It is difficult from 85°C guaranteed version on operating ambient temperature and terms of the use, please inquire.

Description




Figure 1.1.5. Type No., memory size, and package



## Pin Description

**Table 1.2.1. Pin description of M16C/6N group (1)**

Pin name	Signal name	I/O type	Function
Vcc, Vss	Power supply input		Supply 4.2 to 5.5 V to the Vcc pin. Supply 0 V to the Vss pin.
CNVss	CNVss	Input	This pin switches between processor modes. Connect it to the Vss pin to operate in single-chip or memory expansion mode. Connect it to the Vcc pin to operate in microprocessor mode.
RESET	Reset input	Input	A "L" on this input resets the microcomputer.
XIN	Clock input	Input	These pins are provided for the main clock generating circuit. Connect a ceramic resonator or quartz crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
XOUT	Clock output	Output	
BYTE	External data bus width select input	Input	This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". When operating in single-chip mode, connect this pin to Vss.
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vcc.
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vss.
VREF	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When set for input, the user can specify in units of four bits via software whether or not they are tied to a pull-up resistor. Pins in this port also function as A-D converter input pins.
D0 to D7		Input/output	
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as external interrupt pins as selected by software.
D8 to D15		Input/output	
P20 to P27	I/O port P2	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as A-D converter input pins.
A0 to A7		Output	These pins output 8 low-order address bits (A0 to A7).
A0/D0 to A7/D7		Input/output	If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (D0 to D7) and output 8 low-order address bits (A0 to A7) separated in time by multiplexing.
A0, A1/D0 to A7/D6		Output Input/output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D0 to D6) and output address (A1 to A7) separated in time by multiplexing. They also output address (A0).
P30 to P37	I/O port P3	Input/output	This is an 8-bit I/O port equivalent to P0.
A8 to A15		Output	These pins output 8 middle-order address bits (A8 to A15).
A8/D7, A9 to A15		Input/output Output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9 to A15).
P40 to P47	I/O port P4	Input/output	This is an 8-bit I/O port equivalent to P0.
CS0 to CS3, A16 to A19		Output Output	These pins output CS0 to CS3 signals and A16 to A19. CS0 to CS3 are chip select signals used to specify an access space. A16 to A19 are 4 high-order address bits.

## Pin Description

**Table 1.2.2. Pin description of M16C/6N group (2)**

Pin name	Signal name	I/O type	Function
P50 to P57	I/O port P5	Input/output	This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by software.
$\overline{WRL}$ / $\overline{WR}$ , $\overline{WRH}$ / $\overline{BHE}$ , $\overline{RD}$ , $\overline{BCLK}$ , $\overline{HLDA}$ , $\overline{HOLD}$ ,  ALE, RDY		Output Output Output Output Input  Output Input	Output $\overline{WRL}$ , $\overline{WRH}$ ( $\overline{WR}$ and $\overline{BHE}$ ), $\overline{RD}$ , $\overline{BCLK}$ , $\overline{HLDA}$ , and ALE signals. $\overline{WRL}$ and $\overline{WRH}$ , and $\overline{BHE}$ and $\overline{WR}$ can be switched using software control. <ul style="list-style-type: none"> <li>■ <math>\overline{WRL}</math>, <math>\overline{WRH}</math>, and <math>\overline{RD}</math> selected            With a 16-bit external data bus, data is written to even addresses when the <math>\overline{WRL}</math> signal is "L" and to the odd addresses when the <math>\overline{WRH}</math> signal is "L". Data is read when <math>\overline{RD}</math> is "L".</li> <li>■ <math>\overline{WR}</math>, <math>\overline{BHE}</math>, and <math>\overline{RD}</math> selected            Data is written when <math>\overline{WR}</math> is "L". Data is read when <math>\overline{RD}</math> is "L". Odd addresses are accessed when <math>\overline{BHE}</math> is "L". Use this mode when using an 8-bit external data bus.</li> </ul> While the input level at the $\overline{HOLD}$ pin is "L", the microcomputer is placed in the hold state. While in the hold state, $\overline{HLDA}$ outputs a "L" level. ALE is used to latch the address. While the input level of the RDY pin is "L", the microcomputer is in the ready state. $\overline{BCLK}$ outputs a clock with the same cycle as the internal clock $\phi$ .
P60 to P67	I/O port P6	Input/output	This is an 8-bit I/O port equivalent to P0. When used for input in single-chip, memory expansion, and microprocessor modes, the port can be set to have or not have a pull-up resistor in units of four bits by software. Pins in this port also function as UART0 and UART1 I/O pins as selected by software.
P70 to P77	I/O port P7	Input/output	This is an 8-bit I/O port equivalent to P6. Pins in this port also function as timer A0 to A3, timer B5, UART2 I/O or CAN1 transmit/receive data pins as selected by software. (Note) Port 71 has an n-channel open drain output.
P80 to P84, P86, P87,	I/O port P8	Input/output Input/output Input/output	P80 to P84, P86 and P87 are I/O ports with the same functions as P6. Using software, they can be made to function as the I/O pins for timer A4 and the input pins for external interrupts. P86 and P87 can be set using software to function as the I/O pins for a sub clock generation circuit.
P85	Input port P85	Input	In this case, connect a quartz crystal oscillator between P86 (XCOUT pin) and P87 (XCIN pin). P85 is an input-only port that also functions for $\overline{NMI}$ . The $\overline{NMI}$ interrupt is generated when the input at this pin changes from "H" to "L". The $\overline{NMI}$ function cannot be cancelled using software. P85 is not equipped with a pull-up transistor.
P90 to P97	I/O port P9	Input/output	This is an 8-bit I/O port equivalent to P6. Pins in this port also function as S I/O3 I/O pins, Timer B0 to B4 input pins, D-A converter output pins, A-D converter extended input pins, A-D trigger input pins or CAN0 transmit/receive data pins as selected by software. Port 91 has an n-channel open drain output.
P100 to P107	I/O port P10	Input/output	This is an 8-bit I/O port equivalent to P6. Pins in this port also function as A-D converter input pins. Furthermore, P104 to P107 also function as input pins for the key input interrupt function.

Note: Channel CAN1 is not available for M16C/6N1 group.

## Memory

### Operation of Functional Blocks

The M16C/6N group accommodates several units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as CAN module, timers, serial I/O, D-A converter, DMAC, CRC calculation circuit, A-D converter, and I/O ports.

Each unit is explained in the following.

### Memory

Figure 1.3.1 shows the memory map of the M16C/6N group. The address space extends the 1M bytes from address 00000<sub>16</sub> to FFFFF<sub>16</sub>. The ROM area is mapped top-aligned up to FFFFF<sub>16</sub>. The start address depends on the memory capacity of the device; e.g. 128Kbytes ROM are mapped E0000<sub>16</sub> up to FFFFF<sub>16</sub>. The vector table for fixed interrupts such as the reset and NMI are mapped to FFFDC<sub>16</sub> to FFFFF<sub>16</sub>. The starting addresses of the interrupt routines are stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details. The RAM area is mapped bottom-aligned starting from 00400<sub>16</sub>. The end address depends on the RAM capacity of the device; e.g. 5Kbytes RAM are mapped to 00400<sub>16</sub> to 017FF<sub>16</sub>. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 00000<sub>16</sub> to 003FF<sub>16</sub>. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, CAN modules and timers, etc. Figure 1.6.1 to 1.6.3 show the locations of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE00<sub>16</sub> to FFFDB<sub>16</sub>. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be implemented as 2-byte instructions, reducing the number of program steps.

Depending on processor mode setting, a part of the space is reserved and cannot be used. For example, in the M306NAMCT-XXXFP, the following space cannot be used.

- The space between 01800<sub>16</sub> and 03FFF<sub>16</sub> (All modes)
- The space between 04000<sub>16</sub> and CFFFF<sub>16</sub> (Single-chip mode)
- The space between D0000<sub>16</sub> and DFFFF<sub>16</sub> (Single-chip mode and memory expansion mode)

For details on how to enable usage of specific memory areas, see the section "Processor Mode".





Figure 1.3.1. Memory map

**CPU**

**Central Processing Unit (CPU)**

The CPU has a total of 13 registers shown in Figure 1.4.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these registers have two register banks.



**Figure 1.4.1. Central processing unit register**

**(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)**

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can be used as 32-bit data registers (R2R0/R3R1).

**(2) Address registers (A0 and A1)**

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

### (3) Frame base register (FB)

The frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

### (4) Program counter (PC)

The program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

### (5) Interrupt table register (INTB)

The interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

### (6) Stack pointer (USP/ISP)

Stack pointers come in two types: the user stack pointer (USP) and the interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

### (7) Static base register (SB)

The static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

### (8) Flag register (FLG)

The flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.4.2 shows the flag register (FLG). The following explains the function of each flag:

- **Bit 0: Carry flag (C flag)**

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

- **Bit 1: Debug flag (D flag)**

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

- **Bit 2: Zero flag (Z flag)**

This flag is set to "1" when an arithmetic operation results in 0; otherwise, cleared to "0".

- **Bit 3: Sign flag (S flag)**

This flag is set to "1" when an arithmetic operation results in a negative value; otherwise, cleared to "0".

- **Bit 4: Register bank select flag (B flag)**

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

- **Bit 5: Overflow flag (O flag)**

This flag is set to "1" when an arithmetic operation results in overflow; otherwise, cleared to "0".

- **Bit 6: Interrupt enable flag (I flag)**

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.

CPU

• **Bit 7: Stack pointer select flag (U flag)**

The interrupt stack pointer (ISP) is selected when this flag is "0" ; user stack pointer (USP) is selected when this flag is "1".

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

• **Bits 8 to 11: Reserved area**

• **Bits 12 to 14: Processor interrupt priority level (IPL)**

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has a priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

• **Bit 15: Reserved area**

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.




Figure 1.4.2. Flag register (FLG)


## Reset

### Reset


There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2V<sub>CC</sub> max.) for at least 20 cycles of f(X<sub>IN</sub>). When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is released and program execution resumes from the address in the reset vector table.

Figure 1.5.1 shows the example reset circuit. Figure 1.5.2 shows the reset sequence.



**Figure 1.5.1. Example reset circuit**



**Figure 1.5.2. Reset sequence**

## Reset

Table 1.5.1 shows the statuses of the other pins while the  $\overline{\text{RESET}}$  pin level is "L". Figures 1.5.3 to 1.5.5 show the internal status of the microcomputer immediately after the reset has been released.

**Table 1.5.1. Pin status when  $\overline{\text{RESET}}$  pin level is "L"**

Pin name	Status		
	CNVss = Vss	CNVss = Vcc	
		BYTE = Vss	BYTE = Vcc
P0	Input port (floating)	Data input (floating)	Data input (floating)
P1	Input port (floating)	Data input (floating)	Input port (floating)
P2, P3, P40 to P43	Input port (floating)	Address output (undefined)	Address output (undefined)
P44	Input port (floating)	CS0 output ("H" level is output)	CS0 output ("H" level is output)
P45 to P47	Input port (floating)	Input port (floating) (pull-up resistor is on)	Input port (floating) (pull-up resistor is on)
P50	Input port (floating)	$\overline{\text{WR}}$ output ("H" level is output)	$\overline{\text{WR}}$ output ("H" level is output)
P51	Input port (floating)	$\overline{\text{BHE}}$ output (undefined)	$\overline{\text{BHE}}$ output (undefined)
P52	Input port (floating)	$\overline{\text{RD}}$ output ("H" level is output)	$\overline{\text{RD}}$ output ("H" level is output)
P53	Input port (floating)	BCLK output	BCLK output
P54	Input port (floating)	$\overline{\text{HLDA}}$ output (The output value depends on the input to the HOLD pin)	$\overline{\text{HLDA}}$ output (The output value depends on the input to the HOLD pin)
P55	Input port (floating)	HOLD input (floating)	HOLD input (floating)
P56	Input port (floating)	ALE output ("L" level is output)	ALE output ("L" level is output)
P57	Input port (floating)	$\overline{\text{RDY}}$ input (floating)	$\overline{\text{RDY}}$ input (floating)
P6, P7, P80 to P84, P86, P87, P9, P10	Input port (floating)	Input port (floating)	Input port (floating)



## Reset

(1) Processor mode register 0 (Note 1)	(000416)...	0016	(29) UART2 receive interrupt control register	(005016)...	XXXXXXXX?000
(2) Processor mode register 1	(000516)...	000000XX00	(30) UART0 transmit interrupt control register	(005116)...	XXXXXXXX?000
(3) System clock control register 0	(000616)...	0100010000	(31) UART0 receive interrupt control register	(005216)...	XXXXXXXX?000
(4) System clock control register 1	(000716)...	0010000000	(32) UART1 transmit interrupt control register	(005316)...	XXXXXXXX?000
(5) Chip select control register	(000816)...	0000000001	(33) UART1 receive interrupt control register	(005416)...	XXXXXXXX?000
(6) Address match interrupt enable register	(000916)...	XXXXXXXX00	(34) Timer A0 interrupt control register	(005516)...	XXXXXXXX?000
(7) Protect register	(000A16)...	XXXXXXXX00	(35) Timer A1 interrupt control register	(005616)...	XXXXXXXX?000
(8) Oscillation stop detect register	(000C16)...	0016	(36) Timer A2 interrupt control register	(005716)...	XXXXXXXX?000
(9) Watchdog timer control register	(000F16)...	0000???	(37) Timer A3 interrupt control register	(005816)...	XXXXXXXX?000
(10) Address match interrupt register 0	(001016)...	0016	(38) Timer A4 interrupt control register	(005916)...	XXXXXXXX?000
	(001116)...	0016	(39) Timer B0 interrupt control register	(005A16)...	XXXXXXXX?000
	(001216)...	XXXXXXXX0000	(40) Timer B1 interrupt control register	(005B16)...	XXXXXXXX?000
(11) Address match interrupt register 1	(001416)...	0016	(41) Timer B2 interrupt control register	(005C16)...	XXXXXXXX?000
	(001516)...	0016	(42) INT0 interrupt control register	(005D16)...	XXXX00?000
	(001616)...	XXXXXXXX0000	(43) INT1 interrupt control register	(005E16)...	XXXX00?000
(12) DMA0 control register	(002C16)...	000000?000	(44) INT2 interrupt control register	(005F16)...	XXXX00?000
(13) DMA1 control register	(003C16)...	000000?000	(45) Timer B3,4,5 count start flag	(010C16)...	0000XXXXXX
(14) CAN0/1 wake up interrupt control register (Note2)	(004116)...	XXXXXXXX?000	(46) Three-phase PWM control register 0	(01C816)...	0016
(15) CAN0 successful reception interrupt control register	(004216)...	XXXXXXXX?000	(47) Three-phase PWM control register 1	(01C916)...	0016
(16) CAN0 successful transmission interrupt control register	(004316)...	XXXXXXXX?000	(48) Three-phase output buffer register 0	(01CA16)...	XXXX000000
(17) INT3 interrupt control register	(004416)...	XXXX00?000	(49) Three-phase output buffer register 1	(01CB16)...	XXXX000000
(18) Timer B5 interrupt control register	(004516)...	XXXXXXXX?000	(50) Timer B3 mode register	(01DB16)...	00?0000000
(19) Timer B4 interrupt control register	(004616)...	XXXXXXXX?000	(51) Timer B4 mode register	(01DC16)...	00?X000000
(20) Timer B3 interrupt control register	(004716)...	XXXXXXXX?000	(52) Timer B5 mode register	(01DD16)...	00?X000000
(21) CAN1 successful reception interrupt control register (Note 2)	(004816)...	XXXX00?000	(53) Interrupt cause select register0	(01DE16)...	XXXXXXXX0000
(22) CAN1 successful transmission interrupt control register (Note 2)	(004916)...	XXXX00?000	(54) Interrupt cause select register1	(01DF16)...	0016
(23) Bus collision detection interrupt control register	(004A16)...	XXXXXXXX?000	(55) S I/O3 control register	(01E216)...	4016
(24) DMA0 interrupt control register	(004B16)...	XXXXXXXX?000	(56) UART2 special mode register 2	(01F616)...	0016
(25) DMA1 interrupt control register	(004C16)...	XXXXXXXX?000	(57) UART2 special mode register	(01F716)...	0016
(26) CAN0/1 error interrupt control register (Note 2)	(004D16)...	XXXXXXXX?000	(58) UART2 transmit/receive mode register	(01F816)...	0016
(27) A-D conversion interrupt control register	(004E16)...	XXXXXXXX?000	(59) UART2 transmit/receive control register 0	(01FC16)...	0000010000
(28) UART2 transmit interrupt control register	(004F16)...	XXXXXXXX?000	(60) UART2 transmit/receive control register 1	(01FD16)...	0000000100

x : Nothing is mapped to this bit  
 ? : Undefined

The RAM is indeterminate at power on. The initial value must therefore be defined. When a reset signal is input while the CPU is writing a value to the RAM, the value may be changed to an unintended value.

Note 1: When the VCC level is applied to the CNVSS pin, it is 0316 at reset.  
 Note 2: Channel CAN1 is not available for M16C/6N1 group.

Figure 1.5.3. Device's internal status after a reset is cleared

## Reset

(61) CAN0 message control register 0	(0200 <sub>16</sub> )...	00 <sub>16</sub>	(86) CAN1 message control register 0 (Note)	(0220 <sub>16</sub> )...	00 <sub>16</sub>
(62) CAN0 message control register 1	(0201 <sub>16</sub> )...	00 <sub>16</sub>	(87) CAN1 message control register 1 (Note)	(0221 <sub>16</sub> )...	00 <sub>16</sub>
(63) CAN0 message control register 2	(0202 <sub>16</sub> )...	00 <sub>16</sub>	(88) CAN1 message control register 2 (Note)	(0222 <sub>16</sub> )...	00 <sub>16</sub>
(64) CAN0 message control register 3	(0203 <sub>16</sub> )...	00 <sub>16</sub>	(89) CAN1 message control register 3 (Note)	(0223 <sub>16</sub> )...	00 <sub>16</sub>
(65) CAN0 message control register 4	(0204 <sub>16</sub> )...	00 <sub>16</sub>	(90) CAN1 message control register 4 (Note)	(0224 <sub>16</sub> )...	00 <sub>16</sub>
(66) CAN0 message control register 5	(0205 <sub>16</sub> )...	00 <sub>16</sub>	(91) CAN1 message control register 5 (Note)	(0225 <sub>16</sub> )...	00 <sub>16</sub>
(67) CAN0 message control register 6	(0206 <sub>16</sub> )...	00 <sub>16</sub>	(92) CAN1 message control register 6 (Note)	(0226 <sub>16</sub> )...	00 <sub>16</sub>
(68) CAN0 message control register 7	(0207 <sub>16</sub> )...	00 <sub>16</sub>	(93) CAN1 message control register 7 (Note)	(0227 <sub>16</sub> )...	00 <sub>16</sub>
(69) CAN0 message control register 8	(0208 <sub>16</sub> )...	00 <sub>16</sub>	(94) CAN1 message control register 8 (Note)	(0228 <sub>16</sub> )...	00 <sub>16</sub>
(70) CAN0 message control register 9	(0209 <sub>16</sub> )...	00 <sub>16</sub>	(95) CAN1 message control register 9 (Note)	(0229 <sub>16</sub> )...	00 <sub>16</sub>
(71) CAN0 message control register 10	(020A <sub>16</sub> )...	00 <sub>16</sub>	(96) CAN1 message control register 10 (Note)	(022A <sub>16</sub> )...	00 <sub>16</sub>
(72) CAN0 message control register 11	(020B <sub>16</sub> )...	00 <sub>16</sub>	(97) CAN1 message control register 11 (Note)	(022B <sub>16</sub> )...	00 <sub>16</sub>
(73) CAN0 message control register 12	(020C <sub>16</sub> )...	00 <sub>16</sub>	(98) CAN1 message control register 12 (Note)	(022C <sub>16</sub> )...	00 <sub>16</sub>
(74) CAN0 message control register 13	(020D <sub>16</sub> )...	00 <sub>16</sub>	(99) CAN1 message control register 13 (Note)	(022D <sub>16</sub> )...	00 <sub>16</sub>
(75) CAN0 message control register 14	(020E <sub>16</sub> )...	00 <sub>16</sub>	(100) CAN1 message control register 14 (Note)	(022E <sub>16</sub> )...	00 <sub>16</sub>
(76) CAN0 message control register 15	(020F <sub>16</sub> )...	00 <sub>16</sub>	(101) CAN1 message control register 15 (Note)	(022F <sub>16</sub> )...	00 <sub>16</sub>
(77) CAN0 control register	(0210 <sub>16</sub> )...	⊗ 0 0 0 0 0 0 0 1	(102) CAN1 control register (Note)	(0230 <sub>16</sub> )...	⊗ 0 0 0 0 0 0 0 1
	(0211 <sub>16</sub> )...	⊗ ⊗ ⊗ 0 0 0 0 0		(0231 <sub>16</sub> )...	⊗ ⊗ ⊗ 0 0 0 0 0
(78) CAN0 status register	(0212 <sub>16</sub> )...	00 <sub>16</sub>	(103) CAN1 status register (Note)	(0232 <sub>16</sub> )...	00 <sub>16</sub>
	(0213 <sub>16</sub> )...	⊗ 0 0 0 0 0 0 0 1		(0233 <sub>16</sub> )...	⊗ 0 0 0 0 0 0 0 1
(79) CAN0 slot status register	(0214 <sub>16</sub> )...	00 <sub>16</sub>	(104) CAN1 slot status register (Note)	(0234 <sub>16</sub> )...	00 <sub>16</sub>
	(0215 <sub>16</sub> )...	00 <sub>16</sub>		(0235 <sub>16</sub> )...	00 <sub>16</sub>
(80) CAN0 interrupt control register	(0216 <sub>16</sub> )...	00 <sub>16</sub>	(105) CAN1 interrupt control register (Note)	(0236 <sub>16</sub> )...	00 <sub>16</sub>
	(0217 <sub>16</sub> )...	00 <sub>16</sub>		(0237 <sub>16</sub> )...	00 <sub>16</sub>
(81) CAN0 extended register	(0218 <sub>16</sub> )...	00 <sub>16</sub>	(106) CAN1 extended register (Note)	(0238 <sub>16</sub> )...	00 <sub>16</sub>
	(0219 <sub>16</sub> )...	00 <sub>16</sub>		(0239 <sub>16</sub> )...	00 <sub>16</sub>
(82) CAN0 configuration register	(021A <sub>16</sub> )...	? ? ? ? ? ? ? ?	(107) CAN1 configuration register (Note)	(023A <sub>16</sub> )...	? ? ? ? ? ? ? ?
	(021B <sub>16</sub> )...	? ? ? ? ? ? ? ?		(023B <sub>16</sub> )...	? ? ? ? ? ? ? ?
(83) CAN0 receive error count register	(021C <sub>16</sub> )...	00 <sub>16</sub>	(108) CAN1 receive error count register (Note)	(023C <sub>16</sub> )...	00 <sub>16</sub>
(84) CAN0 transmit error count register	(021D <sub>16</sub> )...	00 <sub>16</sub>	(109) CAN1 transmit error count register (Note)	(023D <sub>16</sub> )...	00 <sub>16</sub>
(85) CAN0 time stamp register	(021E <sub>16</sub> )...	00 <sub>16</sub>	(110) CAN1 time stamp register (Note)	(023E <sub>16</sub> )...	00 <sub>16</sub>
	(021F <sub>16</sub> )...	00 <sub>16</sub>		(023F <sub>16</sub> )...	00 <sub>16</sub>

x : Nothing is mapped to this bit  
 ? : Undefined

The RAM is indeterminate at power on. The initial value must therefore be defined. When a reset signal is input while the CPU is writing a value to the RAM, the value may be changed to an unintended value.

Note: Channel CAN1 is not available for M16C/6N1 group.

**Figure 1.5.4. Device's internal status after a reset is cleared**

## Reset

(111) Peripheral function clock select register (025E16)...	0016	(138) A-D control register 0 (03D616)...	0 0 0 0 0 ? ? ?
(112) CAN0/1 clock select register (Note 3) (025F16)...	0016	(139) A-D control register 1 (03D716)...	0016
(113) Count start flag (038016)...	0016	(140) D-A control register (03DC16)...	0016
(114) Clock prescaler reset flag (038116)...	0 x x x x x x x	(141) Port P0 direction register (03E216)...	0016
(115) One-shot start flag (038216)...	0 0 x 0 0 0 0 0	(142) Port P1 direction register (03E316)...	0016
(116) Trigger select flag (038316)...	0016	(143) Port P2 direction register (03E616)...	0016
(117) Up-down flag (038416)...	0016	(144) Port P3 direction register (03E716)...	0016
(118) Timer A0 mode register (039616)...	0016	(145) Port P4 direction register (03EA16)...	0016
(119) Timer A1 mode register (039716)...	0016	(146) Port P5 direction register (03EB16)...	0016
(120) Timer A2 mode register (039816)...	0016	(147) Port P6 direction register (03EE16)...	0016
(121) Timer A3 mode register (039916)...	0016	(148) Port P7 direction register (03EF16)...	0016
(122) Timer A4 mode register (039A16)...	0016	(149) Port P8 direction register (03F216)...	0 0 x 0 0 0 0 0 0
(123) Timer B0 mode register (039B16)...	0 0 ? 0 0 0 0 0 0	(150) Port P9 direction register (03F316)...	0016
(124) Timer B1 mode register (039C16)...	0 0 ? x 0 0 0 0 0	(151) Port P10 direction register (03F616)...	0016
(125) Timer B2 mode register (039D16)...	0 0 ? x 0 0 0 0 0	(152) Pull-up control register 0 (03FC16)...	0016
(126) UART0 transmit/receive mode register (03A016)...	0016	(153) Pull-up control register 1 (Note1) (03FD16)...	0016
(127) UART0 transmit/receive control register 0 (03A416)...	0 0 0 0 1 0 0 0 0	(154) Pull-up control register 2 (03FE16)...	0016
(128) UART0 transmit/receive control register 1 (03A516)...	0 0 0 0 0 0 1 0	(155) Port control register (03FF16)...	0016
(129) UART1 transmit/receive mode register (03A816)...	0016	(156) Data registers (R0/R1/R2/R3)	000016
(130) UART1 transmit/receive control register 0 (03AC16)...	0 0 0 0 1 0 0 0 0	(157) Address registers (A0/A1)	000016
(131) UART1 transmit/receive control register 1 (03AD16)...	0 0 0 0 0 0 1 0	(158) Frame base register (FB)	000016
(132) UART transmit/receive control register 2 (03B016)...	x 0 0 0 0 0 0 0 0	(159) Interrupt table register (INTB)	0000016
(133) Flash memory control register 1 (Note2) (03B616)...	? ? ? ? ? ? ? ?	(160) User stack pointer (USP)	000016
(134) Flash memory control register 0 (Note2) (03B716)...	x x 0 0 0 0 0 1	(161) Interrupt stack pointer (ISP)	000016
(135) DMA0 cause select register (03B816)...	0016	(162) Static base register (SB)	000016
(136) DMA1 cause select register (03BA16)...	0016	(163) Flag register (FLG)	000016
(137) A-D control register 2 (03D416)...	x x x x 0 0 0 0		

x : Nothing is mapped to this bit  
 ? : Undefined

The RAM is indeterminate at power on. The initial value must therefore be defined. When a reset signal is input while the CPU is writing a value to the RAM, the value may be changed to an unintended value.

Note 1: When the VCC level is applied to the CNVSS pin, it is 0216 at a reset.  
 Note 2: These registers are available on the flash version only.  
 Note 3: Channel CAN1 is not available for M16C/6N1 group.

**Figure 1.5.5. Device's internal status after a reset is cleared**

**SFR**

0000 <sub>16</sub>		0052 <sub>16</sub>	UART0 receive interrupt control register (S0RIC)
0003 <sub>16</sub>		0053 <sub>16</sub>	UART1 transmit interrupt control register (S1TIC)
0004 <sub>16</sub>	Processor mode register 0 (PM0)	0054 <sub>16</sub>	UART1 receive interrupt control register (S1RIC)
0005 <sub>16</sub>	Processor mode register 1 (PM1)	0055 <sub>16</sub>	Timer A0 interrupt control register (TA0IC)
0006 <sub>16</sub>	System clock control register 0 (CM0)	0056 <sub>16</sub>	Timer A1 interrupt control register (TA1IC)
0007 <sub>16</sub>	System clock control register 1 (CM1)	0057 <sub>16</sub>	Timer A2 interrupt control register (TA2IC)
0008 <sub>16</sub>	Chip select control register (CSR)	0058 <sub>16</sub>	Timer A3 interrupt control register (TA3IC)
0009 <sub>16</sub>	Address match interrupt enable register (AIER)	0059 <sub>16</sub>	Timer A4 interrupt control register (TA4IC)
000A <sub>16</sub>	Protect register (PRCR)	005A <sub>16</sub>	Timer B0 interrupt control register (TB0IC)
000B <sub>16</sub>		005B <sub>16</sub>	Timer B1 interrupt control register (TB1IC)
000C <sub>16</sub>	Oscillation stop detection register (CM2)	005C <sub>16</sub>	Timer B2 interrupt control register (TB2IC)
000D <sub>16</sub>		005D <sub>16</sub>	INT0 interrupt control register (INT0IC)
000E <sub>16</sub>	Watchdog timer start register (WDTS)	005E <sub>16</sub>	INT1 interrupt control register (INT1IC)
000F <sub>16</sub>	Watchdog timer control register (WDC)	005F <sub>16</sub>	INT2 interrupt control register (INT2IC)
0010 <sub>16</sub>		0060 <sub>16</sub>	
0012 <sub>16</sub>	Address match interrupt register 0 (RMAD0)	006F <sub>16</sub>	CAN0 message box 0: Identifier / DLC, Data Field, Time Stamp
0013 <sub>16</sub>		0070 <sub>16</sub>	
0014 <sub>16</sub>		007F <sub>16</sub>	CAN0 message box 1: Identifier / DLC, Data Field, Time Stamp
0016 <sub>16</sub>	Address match interrupt register 1 (RMAD1)	0080 <sub>16</sub>	
0017 <sub>16</sub>		008F <sub>16</sub>	CAN0 message box 2: Identifier / DLC, Data Field, Time Stamp
001F <sub>16</sub>		0090 <sub>16</sub>	
0020 <sub>16</sub>		009F <sub>16</sub>	CAN0 message box 3: Identifier / DLC, Data Field, Time Stamp
0022 <sub>16</sub>	DMA0 source pointer (SAR0)	00A0 <sub>16</sub>	
0023 <sub>16</sub>		00AF <sub>16</sub>	CAN0 message box 4: Identifier / DLC, Data Field, Time Stamp
0024 <sub>16</sub>		00B0 <sub>16</sub>	
0026 <sub>16</sub>	DMA0 destination pointer (DAR0)	00BF <sub>16</sub>	CAN0 message box 5: Identifier / DLC, Data Field, Time Stamp
0027 <sub>16</sub>		00C0 <sub>16</sub>	
0028 <sub>16</sub>		00CF <sub>16</sub>	CAN0 message box 6: Identifier / DLC, Data Field, Time Stamp
0029 <sub>16</sub>	DMA0 transfer counter (TCR0)	00D0 <sub>16</sub>	
002A <sub>16</sub>		00DF <sub>16</sub>	CAN0 message box 7: Identifier / DLC, Data Field, Time Stamp
002B <sub>16</sub>		00E0 <sub>16</sub>	
002C <sub>16</sub>	DMA0 control register (DM0CON)	00EF <sub>16</sub>	CAN0 message box 8: Identifier / DLC, Data Field, Time Stamp
002D <sub>16</sub>		00F0 <sub>16</sub>	
002F <sub>16</sub>		00FF <sub>16</sub>	CAN0 message box 9: Identifier / DLC, Data Field, Time Stamp
0030 <sub>16</sub>		0100 <sub>16</sub>	
0032 <sub>16</sub>	DMA1 source pointer (SAR1)	010F <sub>16</sub>	CAN0 message box 10: Identifier / DLC, Data Field, Time Stamp
0033 <sub>16</sub>		0110 <sub>16</sub>	
0034 <sub>16</sub>		011F <sub>16</sub>	CAN0 message box 11: Identifier / DLC, Data Field, Time Stamp
0036 <sub>16</sub>	DMA1 destination pointer (DAR1)	0120 <sub>16</sub>	
0037 <sub>16</sub>		012F <sub>16</sub>	CAN0 message box 12: Identifier / DLC, Data Field, Time Stamp
0038 <sub>16</sub>		0130 <sub>16</sub>	
0039 <sub>16</sub>		013F <sub>16</sub>	CAN0 message box 13: Identifier / DLC, Data Field, Time Stamp
003A <sub>16</sub>		0140 <sub>16</sub>	
003B <sub>16</sub>		014F <sub>16</sub>	CAN0 message box 14: Identifier / DLC, Data Field, Time Stamp
003C <sub>16</sub>	DMA1 control register (DM1CON)	0150 <sub>16</sub>	
003D <sub>16</sub>		015F <sub>16</sub>	CAN0 message box 15: Identifier / DLC, Data Field, Time Stamp
0040 <sub>16</sub>		0160 <sub>16</sub>	
0041 <sub>16</sub>	CAN0/1 Wake Up interrupt control register (C01WKIC) (Note1)	0165 <sub>16</sub>	CAN0 global mask (C0GMR)
0042 <sub>16</sub>	CAN0 successful reception interrupt control register (C0RECIC)	0166 <sub>16</sub>	
0043 <sub>16</sub>	CAN0 successful transmission interrupt control register (C0TRMIC)	016B <sub>16</sub>	CAN0 local mask A (C0LMAR)
0044 <sub>16</sub>	INT3 interrupt control register (INT3IC)	016C <sub>16</sub>	
0045 <sub>16</sub>	Timer B5 interrupt control register (TB5IC)	0171 <sub>16</sub>	CAN0 local mask B (C0LMBR)
0046 <sub>16</sub>	Timer B4 interrupt control register (TB4IC)	0172 <sub>16</sub>	
0047 <sub>16</sub>	Timer B3 interrupt control register (TB3IC)	01BF <sub>16</sub>	
0048 <sub>16</sub>	CAN1 successful reception interrupt control register (C1RECIC)	01C0 <sub>16</sub>	Timer B3, 4, 5 count start flag (TBSR)
0048 <sub>16</sub>	INT5 interrupt control register (INT5IC) (Note1)	01C1 <sub>16</sub>	
0048 <sub>16</sub>	CAN1 successful transmission interrupt control register (C1TRMIC)	01C2 <sub>16</sub>	
0049 <sub>16</sub>	SIO3 interrupt control register (S3IC)	01C3 <sub>16</sub>	Timer A1-1 register (TA11)
0049 <sub>16</sub>	INT4 interrupt control register (INT4IC) (Note1)	01C4 <sub>16</sub>	
004A <sub>16</sub>	Bus collision detection interrupt control register (BCNIC)	01C5 <sub>16</sub>	Timer A2-1 register (TA21)
004B <sub>16</sub>	DMA0 interrupt control register (DM0IC)	01C6 <sub>16</sub>	
004C <sub>16</sub>	DMA1 interrupt control register (DM1IC)	01C7 <sub>16</sub>	Timer A4-1 register (TA41)
004D <sub>16</sub>	CAN0/1 error interrupt control register (C01ERRIC) (Note1)	01C8 <sub>16</sub>	Three-phase PWM control register 0 (INVC0)
004E <sub>16</sub>	A-D conversion interrupt control register (ADIC)	01C9 <sub>16</sub>	Three-phase PWM control register 1 (INVC1)
004E <sub>16</sub>	Key input interrupt control register (KUPIC)	01CA <sub>16</sub>	Three-phase output buffer register 0 (IDB0)
004F <sub>16</sub>	UART2 transmit interrupt control register (S2TIC)	01CB <sub>16</sub>	Three-phase output buffer register 1 (IDB1)
0050 <sub>16</sub>	UART2 receive interrupt control register (S2RIC)	01CC <sub>16</sub>	Dead time timer (DTT)
0051 <sub>16</sub>	UART0 transmit interrupt control register (S0TIC)	01CD <sub>16</sub>	Timer B2 interrupt occurrence frequency set counter (ICTB2)

Note 1: Channel CAN1 is not available for M16C/6N1 group.

Note 2: Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

**Figure 1.6.1. Location of peripheral unit control registers (1)**

SFR

01CE <sub>16</sub>		0225 <sub>16</sub>	CAN1 message control register 5 (C1MCTL5)	(Note1)
01CF <sub>16</sub>		0226 <sub>16</sub>	CAN1 message control register 6 (C1MCTL6)	(Note1)
01D0 <sub>16</sub>		0227 <sub>16</sub>	CAN1 message control register 7 (C1MCTL7)	(Note1)
01D1 <sub>16</sub>	Timer B3 register (TB3)	0228 <sub>16</sub>	CAN1 message control register 8 (C1MCTL8)	(Note1)
01D2 <sub>16</sub>		0229 <sub>16</sub>	CAN1 message control register 9 (C1MCTL9)	(Note1)
01D3 <sub>16</sub>	Timer B4 register (TB4)	022A <sub>16</sub>	CAN1 message control register 10 (C1MCTL10)	(Note1)
01D4 <sub>16</sub>		022B <sub>16</sub>	CAN1 message control register 11 (C1MCTL11)	(Note1)
01D5 <sub>16</sub>	Timer B5 register (TB5)	022C <sub>16</sub>	CAN1 message control register 12 (C1MCTL12)	(Note1)
01D6 <sub>16</sub>		022D <sub>16</sub>	CAN1 message control register 13 (C1MCTL13)	(Note1)
01DA <sub>16</sub>		022E <sub>16</sub>	CAN1 message control register 14 (C1MCTL14)	(Note1)
01DB <sub>16</sub>	Timer B3 mode register (TB3MR)	022F <sub>16</sub>	CAN1 message control register 15 (C1MCTL15)	(Note1)
01DC <sub>16</sub>	Timer B4 mode register (TB4MR)	0230 <sub>16</sub>		
01DD <sub>16</sub>	Timer B5 mode register (TB5MR)	0231 <sub>16</sub>	CAN1 control register (C1CTLR)	(Note1)
01DE <sub>16</sub>	Interrupt cause select register 0 (IFSR0)	0232 <sub>16</sub>		
01DF <sub>16</sub>	Interrupt cause select register 1 (IFSR1)	0233 <sub>16</sub>	CAN1 status register (C1STR)	(Note1)
01E0 <sub>16</sub>	S I/O3 transmit/receive register (S3TRR)	0234 <sub>16</sub>		
01E1 <sub>16</sub>		0235 <sub>16</sub>	CAN1 slot status register (C1SSTR)	(Note1)
01E2 <sub>16</sub>	S I/O3 control register (S3C)	0236 <sub>16</sub>		
01E3 <sub>16</sub>	S I/O3 bit rate generator (S3BRG)	0237 <sub>16</sub>	CAN1 interrupt control register (C1SICR)	(Note1)
01E4 <sub>16</sub>		0238 <sub>16</sub>		
01F5 <sub>16</sub>		0239 <sub>16</sub>	CAN1 extended register (C1IDR)	(Note1)
01F6 <sub>16</sub>	UART2 special mode register 2 (U2SMR2)	023A <sub>16</sub>		
01F7 <sub>16</sub>	UART2 special mode register (U2SMR)	023B <sub>16</sub>	CAN1 configuration register (C1CONR)	(Note1)
01F8 <sub>16</sub>	UART2 transmit/receive mode register (U2MR)	023C <sub>16</sub>	CAN1 receive error count register (C1RECR)	(Note1)
01F9 <sub>16</sub>	UART2 bit rate generator (U2BRG)	023D <sub>16</sub>	CAN1 transmit error count register (C1TECR)	(Note1)
01FA <sub>16</sub>		023E <sub>16</sub>		
01FB <sub>16</sub>	UART2 transmit buffer register (U2TB)	023F <sub>16</sub>	CAN1 time stamp register (C1STR)	(Note1)
01FC <sub>16</sub>	UART2 transmit/receive mode register 0 (U2C0)	0240 <sub>16</sub>		
01FD <sub>16</sub>	UART2 transmit/receive mode register 1 (U2C1)	0241 <sub>16</sub>		
01FE <sub>16</sub>		0242 <sub>16</sub>		
01FF <sub>16</sub>	UART2 receive buffer register (U2RB)	0243 <sub>16</sub>	CAN0 acceptance filter support register (C0AFS)	
0200 <sub>16</sub>	CAN0 message control register 0 (C0MCTL0)	0244 <sub>16</sub>		
0201 <sub>16</sub>	CAN0 message control register 1 (C0MCTL1)	0245 <sub>16</sub>	CAN1 acceptance filter support register (C1AFS)	(Note1)
0202 <sub>16</sub>	CAN0 message control register 2 (C0MCTL2)	0246 <sub>16</sub>		
0203 <sub>16</sub>	CAN0 message control register 3 (C0MCTL3)	025D <sub>16</sub>		
0204 <sub>16</sub>	CAN0 message control register 4 (C0MCTL4)	025E <sub>16</sub>	Peripheral function clock select register (PCLKR)	
0205 <sub>16</sub>	CAN0 message control register 5 (C0MCTL5)	025F <sub>16</sub>	CAN0/1 clock select register (CCLKR)	(Note1)
0206 <sub>16</sub>	CAN0 message control register 6 (C0MCTL6)	0260 <sub>16</sub>		
0207 <sub>16</sub>	CAN0 message control register 7 (C0MCTL7)	026F <sub>16</sub>	CAN1 message box 0: Identifier / DLC, Data Field, Time Stamp	(Note1)
0208 <sub>16</sub>	CAN0 message control register 8 (C0MCTL8)	0270 <sub>16</sub>		
0209 <sub>16</sub>	CAN0 message control register 9 (C0MCTL9)	027F <sub>16</sub>	CAN1 message box 1: Identifier / DLC, Data Field, Time Stamp	(Note1)
020A <sub>16</sub>	CAN0 message control register 10 (C0MCTL10)	0280 <sub>16</sub>		
020B <sub>16</sub>	CAN0 message control register 11 (C0MCTL11)	028F <sub>16</sub>	CAN1 message box 2: Identifier / DLC, Data Field, Time Stamp	(Note1)
020C <sub>16</sub>	CAN0 message control register 12 (C0MCTL12)	0290 <sub>16</sub>		
020D <sub>16</sub>	CAN0 message control register 13 (C0MCTL13)	029F <sub>16</sub>	CAN1 message box 3: Identifier / DLC, Data Field, Time Stamp	(Note1)
020E <sub>16</sub>	CAN0 message control register 14 (C0MCTL14)	02A0 <sub>16</sub>		
020F <sub>16</sub>	CAN0 message control register 15 (C0MCTL15)	02AF <sub>16</sub>	CAN1 message box 4: Identifier / DLC, Data Field, Time Stamp	(Note1)
0210 <sub>16</sub>		02B0 <sub>16</sub>		
0211 <sub>16</sub>	CAN0 control register (C0CTLR)	02BF <sub>16</sub>	CAN1 message box 5: Identifier / DLC, Data Field, Time Stamp	(Note1)
0212 <sub>16</sub>		02C0 <sub>16</sub>		
0213 <sub>16</sub>	CAN0 status register (C0STR)	02CF <sub>16</sub>	CAN1 message box 6: Identifier / DLC, Data Field, Time Stamp	(Note1)
0214 <sub>16</sub>		02D0 <sub>16</sub>		
0215 <sub>16</sub>	CAN0 slot status register (C0SSTR)	02DF <sub>16</sub>	CAN1 message box 7: Identifier / DLC, Data Field, Time Stamp	(Note1)
0216 <sub>16</sub>		02E0 <sub>16</sub>		
0217 <sub>16</sub>	CAN0 interrupt control register (C0ICR)	02EF <sub>16</sub>	CAN1 message box 8: Identifier / DLC, Data Field, Time Stamp	(Note1)
0218 <sub>16</sub>		02F0 <sub>16</sub>		
0219 <sub>16</sub>	CAN0 extended register (C0IDR)	02FF <sub>16</sub>	CAN1 message box 9: Identifier / DLC, Data Field, Time Stamp	(Note1)
021A <sub>16</sub>		0300 <sub>16</sub>		
021B <sub>16</sub>	CAN0 configuration register (C0CONR)	030F <sub>16</sub>	CAN1 message box 10: Identifier / DLC, Data Field, Time Stamp	(Note1)
021C <sub>16</sub>		0310 <sub>16</sub>		
021D <sub>16</sub>	CAN0 receive error count register (C0RECR)	031F <sub>16</sub>	CAN1 message box 11: Identifier / DLC, Data Field, Time Stamp	(Note1)
021E <sub>16</sub>	CAN0 transmit error count register (C0TECR)	0320 <sub>16</sub>		
021F <sub>16</sub>		032F <sub>16</sub>	CAN1 message box 12: Identifier / DLC, Data Field, Time Stamp	(Note1)
0220 <sub>16</sub>	CAN1 message control register 0 (C1MCTL0)	0330 <sub>16</sub>		
0221 <sub>16</sub>	CAN1 message control register 1 (C1MCTL1)	033F <sub>16</sub>	CAN1 message box 13: Identifier / DLC, Data Field, Time Stamp	(Note1)
0222 <sub>16</sub>	CAN1 message control register 2 (C1MCTL2)	0340 <sub>16</sub>		
0223 <sub>16</sub>	CAN1 message control register 3 (C1MCTL3)	034F <sub>16</sub>	CAN1 message box 14: Identifier / DLC, Data Field, Time Stamp	(Note1)
0224 <sub>16</sub>	CAN1 message control register 4 (C1MCTL4)	0350 <sub>16</sub>		
		035F <sub>16</sub>	CAN1 message box 15: Identifier / DLC, Data Field, Time Stamp	(Note1)

Note 1: Channel CAN1 is not available for M16C/6N1 group.  
 Note 2: Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.6.2. Location of peripheral unit control registers (2)

SFR

0360 <sub>16</sub>					
0365 <sub>16</sub>	CAN1 global mask (C1GMR)	(Note1)			
0366 <sub>16</sub>					
036B <sub>16</sub>	CAN1 local mask A (C1LMAR)	(Note1)			
036C <sub>16</sub>					
0371 <sub>16</sub>	CAN1 local mask B (C1LMBR)	(Note1)			
0372 <sub>16</sub>					
037F <sub>16</sub>					
0380 <sub>16</sub>	Count start flag (TABSR)				
0381 <sub>16</sub>	Clock prescaler reset flag (CPSRF)				
0382 <sub>16</sub>	One-shot start flag (ONSF)				
0383 <sub>16</sub>	Trigger select register (TRGSR)				
0384 <sub>16</sub>	Up-down flag (UDF)				
0385 <sub>16</sub>					
0386 <sub>16</sub>					
0387 <sub>16</sub>	Timer A0 register (TA0)				
0388 <sub>16</sub>					
0389 <sub>16</sub>	Timer A1 register (TA1)				
038A <sub>16</sub>					
038B <sub>16</sub>	Timer A2 register (TA2)				
038C <sub>16</sub>					
038D <sub>16</sub>	Timer A3 register (TA3)				
038E <sub>16</sub>					
038F <sub>16</sub>	Timer A4 register (TA4)				
0390 <sub>16</sub>					
0391 <sub>16</sub>	Timer B0 register (TB0)				
0392 <sub>16</sub>					
0393 <sub>16</sub>	Timer B1 register (TB1)				
0394 <sub>16</sub>					
0395 <sub>16</sub>	Timer B2 register (TB2)				
0396 <sub>16</sub>	Timer A0 mode register (TA0MR)				
0397 <sub>16</sub>	Timer A1 mode register (TA1MR)				
0398 <sub>16</sub>	Timer A2 mode register (TA2MR)				
0399 <sub>16</sub>	Timer A3 mode register (TA3MR)				
039A <sub>16</sub>	Timer A4 mode register (TA4MR)				
039B <sub>16</sub>	Timer B0 mode register (TB0MR)				
039C <sub>16</sub>	Timer B1 mode register (TB1MR)				
039D <sub>16</sub>	Timer B2 mode register (TB2MR)				
039E <sub>16</sub>					
039F <sub>16</sub>					
03A0 <sub>16</sub>	UART0 transmit/receive mode register (U0MR)				
03A1 <sub>16</sub>	UART0 bit rate generator (U0BRG)				
03A2 <sub>16</sub>					
03A3 <sub>16</sub>	UART0 transmit buffer register (U0TB)				
03A4 <sub>16</sub>	UART0 transmit/receive control register 0 (U0C0)				
03A5 <sub>16</sub>	UART0 transmit/receive control register 1 (U0C1)				
03A6 <sub>16</sub>					
03A7 <sub>16</sub>	UART0 receive buffer register (U0RB)				
03A8 <sub>16</sub>	UART1 transmit/receive mode register (U1MR)				
03A9 <sub>16</sub>	UART1 bit rate generator (U1BRG)				
03AA <sub>16</sub>					
03AB <sub>16</sub>	UART1 transmit buffer register (U1TB)				
03AC <sub>16</sub>	UART1 transmit/receive control register 0 (U1C0)				
03AD <sub>16</sub>	UART1 transmit/receive control register 1 (U1C1)				
03AE <sub>16</sub>					
03AF <sub>16</sub>	UART1 receive buffer register (U1RB)				
03B0 <sub>16</sub>	UART transmit/receive control register 2 (UCON)				
03B1 <sub>16</sub>					
03B5 <sub>16</sub>					
03B6 <sub>16</sub>	Flash memory control register 1 (FMR1)	(Note2)			
03B7 <sub>16</sub>	Flash memory control register 0 (FMR0)	(Note2)			
03B8 <sub>16</sub>	DMA0 cause select register (DM0SL)				
03B9 <sub>16</sub>					
03BA <sub>16</sub>	DMA1 cause select register (DM1SL)				
03BB <sub>16</sub>					
03BC <sub>16</sub>					
03BD <sub>16</sub>	CRC data register (CRCD)				
03BE <sub>16</sub>	CRC input register (CRCIN)				
03BF <sub>16</sub>					
03C0 <sub>16</sub>					
03C1 <sub>16</sub>	A-D register 0 (AD0)				
03C2 <sub>16</sub>					
03C3 <sub>16</sub>	A-D register 1 (AD1)				
03C4 <sub>16</sub>					
03C5 <sub>16</sub>	A-D register 2 (AD2)				
03C6 <sub>16</sub>					
03C7 <sub>16</sub>	A-D register 3 (AD3)				
03C8 <sub>16</sub>					
03C9 <sub>16</sub>	A-D register 4 (AD4)				
03CA <sub>16</sub>					
03CB <sub>16</sub>	A-D register 5 (AD5)				
03CC <sub>16</sub>					
03CD <sub>16</sub>	A-D register 6 (AD6)				
03CE <sub>16</sub>					
03CF <sub>16</sub>	A-D register 7 (AD7)				
03D0 <sub>16</sub>					
03D3 <sub>16</sub>					
03D4 <sub>16</sub>	A-D control register 2 (ADCON2)				
03D5 <sub>16</sub>					
03D6 <sub>16</sub>	A-D control register 0 (ADCON0)				
03D7 <sub>16</sub>	A-D control register 1 (ADCON1)				
03D8 <sub>16</sub>	D-A register 0 (DA0)				
03D9 <sub>16</sub>					
03DA <sub>16</sub>	D-A register 1 (DA1)				
03DB <sub>16</sub>					
03DC <sub>16</sub>	D-A control register (DACON)				
03DD <sub>16</sub>					
03DF <sub>16</sub>					
03E0 <sub>16</sub>	Port P0 register (P0)				
03E1 <sub>16</sub>	Port P1 register (P1)				
03E2 <sub>16</sub>	Port P0 direction register (PD0)				
03E3 <sub>16</sub>	Port P1 direction register (PD1)				
03E4 <sub>16</sub>	Port P2 register (P2)				
03E5 <sub>16</sub>	Port P3 register (P3)				
03E6 <sub>16</sub>	Port P2 direction register (PD2)				
03E7 <sub>16</sub>	Port P3 direction register (PD3)				
03E8 <sub>16</sub>	Port P4 register (P4)				
03E9 <sub>16</sub>	Port P5 register (P5)				
03EA <sub>16</sub>	Port P4 direction register (PD4)				
03EB <sub>16</sub>	Port P5 direction register (PD5)				
03EC <sub>16</sub>	Port P6 register (P6)				
03ED <sub>16</sub>	Port P7 register (P7)				
03EE <sub>16</sub>	Port P6 direction register (PD6)				
03EF <sub>16</sub>	Port P7 direction register (PD7)				
03F0 <sub>16</sub>	Port P8 register (P8)				
03F1 <sub>16</sub>	Port P9 register (P9)				
03F2 <sub>16</sub>	Port P8 direction register (PD8)				
03F3 <sub>16</sub>	Port P9 direction register (PD9)				
03F4 <sub>16</sub>	Port P10 register (P10)				
03F5 <sub>16</sub>					
03F6 <sub>16</sub>	Port P10 direction register (PD10)				
03F7 <sub>16</sub>					
03FB <sub>16</sub>					
03FC <sub>16</sub>	Pull-up control register 0 (PUR0)				
03FD <sub>16</sub>	Pull-up control register 1 (PUR1)				
03FE <sub>16</sub>	Pull-up control register 2 (PUR2)				
03FF <sub>16</sub>	Port control register (PCR)				

Note 1: Channel CAN1 is not available for M16C/6N1 group.  
 Note 2: These registers are available on the flash version only.  
 Note 3: Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.6.3. Location of peripheral unit control registers (3)



## Software Reset

---

### Software Reset

Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has the same effect as a hardware reset. The contents of internal RAM are preserved.

### Processor Mode

#### (1) Processor mode types

One of three processor modes can be selected: single-chip mode, memory expansion mode and micro-processor mode. The functions of some pins, the memory map and the access space differ according to the selected processor mode.

- **Single-chip mode**

In single-chip mode, only internal memory space (SFR, internal RAM, and internal ROM) can be accessed. Ports P0 to P10 can be used as programmable I/O ports or as I/O ports for the internal peripheral functions.

- **Memory expansion mode**

In memory expansion mode, external memory can be accessed in addition to the internal memory space (SFR, internal RAM, and internal ROM).

In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus width and register settings. (See "Bus Settings" for details.)

- **Microprocessor mode**

In microprocessor mode, the SFR, internal RAM, and external memory space can be accessed. The internal ROM area cannot be accessed.

In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus width and register settings. (See "Bus Settings" for details.)

#### (2) Setting processor modes

The processor mode is set using the CNVss pin and the processor mode bits (bits 1 and 0 at address 000416). Do not set the processor mode bits to "102".

Regardless of the level of the CNVss pin, changing the processor mode bits selects the mode. Therefore, never change the processor mode bits when changing the contents of other bits. Do not change the processor mode bits simultaneously with other bits when changing the processor mode bits "012" or "112". Change the processor mode bits after changing the other bits. Also do not attempt to shift to or from the microprocessor mode within the program stored in the internal ROM area.

- **Applying Vss to CNVss pin**

The microcomputer begins operation in single-chip mode after being reset. Memory expansion mode is selected by writing "012" to the processor mode bits.

- **Applying Vcc to CNVss pin**

The microcomputer starts to operate in microprocessor mode after being reset.

Figure 1.7.1 shows the processor mode register 0 and 1.

Figure 1.7.2 shows the memory maps applicable for each of the modes when memory area dose not be expanded (normal mode).

Processor Mode




Figure 1.7.1. Processor mode register 0 and 1



Processor Mode




Figure 1.7.2. Memory maps in each processor mode

## Processor Mode




Figure 1.7.3. Memory location and chip select area in each processor mode

### Internal Reserved Area Expansion Bit (PM13)

This bit expands the internal RAM area and the internal ROM area, and changes the chip select area. In M306NAMGT/FGT, for example, to set this bit to "1" expands the internal ROM area to 256 Kbytes respectively. Refer to Figure 1.7.2 and 1.7.3 for the chip select area. When the reset is revoked, this bit is set to "0". To expand the internal area, set this bit to "1" in user program. And the top of user program must be allocated to D0000<sub>16</sub> or subsequent address.

In the case of the product in which the internal ROM is 192 Kbytes or less set this bit to "0" when this product is used in the memory expansion mode or the microprocessor mode. When the product is used in the single chip mode, the internal area is not expanded and any action is not affected, even if this bit is set to "1".

## Bus Settings

### Bus Settings

The BYTE pin and bits 4 to 6 of the processor mode register 0 (address 0004<sub>16</sub>) are used to change the bus settings.

Table 1.8.1 shows the factors used to change the bus settings.

**Table 1.8.1. Factors for switching bus settings**

Bus setting	Switching factor
Switching external address bus width	Bit6 of processor mode register0
Switching external data bus width	BYTE pin
Switching between separate and multiplex bus	Bits4 and 5 of processor mode register0

#### (1) Selecting external address bus width

The address bus width for external output in the 1M bytes of address space can be set to 16 bits (64K bytes address space) or 20 bits (1M bytes address space). When bit 6 of the processor mode register 0 is set to "1", the external address bus width is set to 16 bits, and P2 and P3 become part of the address bus. P40 to P43 can be used as programmable I/O ports. When bit 6 of processor mode register 0 is set to "0", the external address bus width is set to 20 bits, and P2, P3, and P40 to P43 become part of the address bus.

#### (2) Selecting external data bus width

The external data bus width can be set to 8 or 16 bits. (Note, however, that only the separate bus can be set.) When the BYTE pin is "L", the bus width is set to 16 bits; when "H", it is set to 8 bits. (The internal bus width is permanently set to 16 bits.) While operating, fix the BYTE pin either to "H" or to "L".

#### (3) Selecting separate/multiplex bus

The bus format can be set to multiplex or separate bus using bits 4 and 5 of the processor mode register 0.

##### • Separate bus

In this mode, the data and address are input and output separately. The data bus can be set using the BYTE pin to be 8 or 16 bits. When the BYTE pin is "H", the data bus is set to 8 bits and P0 functions as the data bus and P1 as a programmable I/O port. When the BYTE pin is "L", the data bus is set to 16 bits and P0 and P1 are both used for the data bus.

When the separate bus is used for access, a software wait can be selected.

##### • Multiplex bus

In this mode, data and address I/O are time multiplexed. With an 8-bit data bus selected (BYTE pin = "H"), the 8 bits from D0 to D7 are multiplexed with A0 to A7.

With a 16-bit data bus selected (BYTE pin = "L"), the 8 bits from D0 to D7 are multiplexed with A1 to A8. D8 to D15 are not multiplexed. In this case, the external devices connected to the multiplexed bus are mapped to the microcomputer's even addresses (every 2nd address). To access these external devices, access the even addresses as bytes.

The ALE signal latches the address. It is output from P56.

Before using the multiplex bus for access, always set the  $\overline{\text{CSi}}$  wait bit of the chip select control register to "0".

In microprocessor mode, multiplexed bus for the entire space cannot be selected.

In memory expansion mode, when multiplexed bus for the entire space is selected, address bus range is 256 bytes in each chip select.

## Bus Settings

**Table 1.8.2. Pin functions for each processor mode**

Processor mode	Single-chip mode	Memory expansion mode/microprocessor modes				Memory expansion mode
External bus type		Multiplexed bus and separate bus		separate bus		Multiplexed bus (Note 1)
Multiplexed bus space select bit		"01", "10" Either CS1 or CS2 is for multiplexed bus and others are for separate bus.		"00" Separate bus		"11" (Note 2) Multiplexed bus for the entire space
Data bus width BYTE pin level		8 bits = "H"	16 bits = "L"	8 bits = "H"	16 bits = "L"	8 bits = "H"
P00 to P07	I/O port	Data bus	Data bus	Data bus	Data bus	I/O port (Note 3)
P10 to P17	I/O port	I/O port	Data bus	I/O port	Data bus	I/O port
P20	I/O port	Address bus /data bus (Note 4)	Address bus	Address bus	Address bus	Address bus /data bus
P21 to P27	I/O port	Address bus /data bus (Note 4)	Address bus /data bus (Note 4)	Address bus	Address bus	Address bus /data bus
P30	I/O port	Address bus	Address bus /data bus (Note 4)	Address bus	Address bus	A8/D7
P31 to P37	I/O port	Address bus	Address bus	Address bus	Address bus	I/O port
P40 to P43 Port P40 to P43 function select bit = "1"	I/O port	I/O port	I/O port	I/O port	I/O port	I/O port
P40 to P43 Port P40 to P43 function select bit = "0"	I/O port	Address bus	Address bus	Address bus	Address bus	I/O port
P44 to P47	I/O port	$\overline{CS}$ (chip select) or programmable I/O port (For details, refer to "Bus control")				
P50 to P53	I/O port	Outputs $\overline{RD}$ , $\overline{WR}$ , $\overline{WRH}$ , and BCLK or $\overline{RD}$ , $\overline{BHE}$ , $\overline{WR}$ , and BCLK (For details, refer to "Bus control")				
P54	I/O port	$\overline{HLDA}$	$\overline{HLDA}$	$\overline{HLDA}$	$\overline{HLDA}$	$\overline{HLDA}$
P55	I/O port	$\overline{HOLD}$	$\overline{HOLD}$	$\overline{HOLD}$	$\overline{HOLD}$	$\overline{HOLD}$
P56	I/O port	ALE	ALE	ALE	ALE	ALE
P57	I/O port	$\overline{RDY}$	$\overline{RDY}$	$\overline{RDY}$	$\overline{RDY}$	$\overline{RDY}$

Note 1: In memory expansion mode, do not select a 16-bit multiplex bus.

Note 2: In microprocessor mode, multiplexed bus for the entire space cannot be selected.

In memory expansion mode, when multiplexed bus for the entire space is selected, address bus range is 256 bytes in each chip select.

Note 3: These ports don't function as A-D converter input pins.

Note 4: Address bus when in separate bus mode.

## Bus Control

### Bus Control

The following explains the signals required for accessing external devices and software waits. The signals required for accessing the external devices are valid when the processor mode is set to memory expansion mode and microprocessor mode. The software waits are valid in all processor modes.

#### (1) Address bus/data bus

The address bus consists of the 20 pins A0 to A19 for accessing the 1M bytes of address space.

The data bus consists of the pins for data I/O. When the BYTE pin is "H", the 8 ports D0 to D7 function as the data bus. When BYTE is "L", the 16 ports D0 to D15 function as the data bus.

Both the address and data bus retain their previous states when internal ROM or RAM is accessed. Also, when a change is made from single-chip mode to memory expansion mode, the value of the address bus is undefined until external memory is accessed.

#### (2) Chip select signal

The chip select signal is output using the same pins as P44 to P47. Bits 0 to 3 of the chip select control register (address 0008<sub>16</sub>) set each pin to function as a port or to output the chip select signal. The chip select control register is valid in memory expansion mode and microprocessor mode. In single-chip mode, P44 to P47 function as programmable I/O ports regardless of the value in the chip select control register.


In microprocessor mode, only  $\overline{CS0}$  outputs the chip select signal after the reset state has been cancelled.  $\overline{CS1}$  to  $\overline{CS3}$  function as input ports. Figure 1.9.1 shows the chip select control register.

The chip select signal can be used to split the external area into as many as four blocks. Table 1.9.1 shows the external memory areas specified using the chip select signal. Note that the address ranges for  $\overline{CS0}$  and  $\overline{CS3}$  vary according to processor mode and setting of the internal reserved area expansion bit (PM13).

**Table 1.9.1. External areas specified by the chip select signals**

Chip select	PM13	Address range	
		Memory expansion mode	Microprocessor mode
$\overline{CS0}$	0	3000 <sub>16</sub> to CFFFF <sub>16</sub> (640Kbytes)	3000 <sub>16</sub> to FFFFF <sub>16</sub> (832Kbytes)
	1	3000 <sub>16</sub> to BFFFF <sub>16</sub> (576Kbytes)	3000 <sub>16</sub> to FFFFF <sub>16</sub> (832Kbytes)
$\overline{CS1}$	—	2800 <sub>16</sub> to 2FFFF <sub>16</sub> (32Kbytes)	2800 <sub>16</sub> to 2FFFF <sub>16</sub> (32Kbytes)
$\overline{CS2}$	—	0800 <sub>16</sub> to 27FFF <sub>16</sub> (128Kbytes)	0800 <sub>16</sub> to 27FFF <sub>16</sub> (128Kbytes)
$\overline{CS3}$	0	0400 <sub>16</sub> to 07FFF <sub>16</sub> (16Kbytes)	0400 <sub>16</sub> to 07FFF <sub>16</sub> (16Kbytes)
	1	0600 <sub>16</sub> to 07FFF <sub>16</sub> (8Kbytes)	0600 <sub>16</sub> to 07FFF <sub>16</sub> (8Kbytes)


Bus Control



**Figure 1.9.1. Chip select control register**

The timing of the chip select signal changing to "L" (active) is synchronized with the address bus. But the timing of the chip select signal changing to "H" depends on the area which will be accessed in the next cycle. Figure 1.9.2 shows the output example of the address bus and chip select signal.

## Bus Control



**Figure 1.9.2. Output examples about address bus and chip select signal (separated bus without wait)**

## Bus Control

### (3) Read/write signals

With a 16-bit data bus (BYTE pin = "L"), bit 2 of the processor mode register 0 (address 0004<sub>16</sub>) selects the combinations of  $\overline{RD}$ ,  $\overline{BHE}$ , and  $\overline{WR}$  signals or  $\overline{RD}$ ,  $\overline{WRL}$ , and  $\overline{WRH}$  signals. With an 8-bit data bus (BYTE pin = "H"), use the combination of  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{BHE}$  signals. (Set bit 2 of the processor mode register 0 (address 0004<sub>16</sub>) to "0".) Tables 1.9.2 and 1.9.3 show the operation of these signals.

After a reset has been cancelled, the combination of  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{BHE}$  signals is automatically selected. When switching to the  $\overline{RD}$ ,  $\overline{WRL}$ , and  $\overline{WRH}$  combination, do not write to external memory until bit 2 of the processor mode register 0 (address 0004<sub>16</sub>) has been set (Note).

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A<sub>16</sub>) to "1".

**Table 1.9.2. Operation of  $\overline{RD}$ ,  $\overline{WRL}$ , and  $\overline{WRH}$  signals**


Data bus width	$\overline{RD}$	$\overline{WRL}$	$\overline{WRH}$	Status of external data bus
16-bit (BYTE = "L")	L	H	H	Read data
	H	L	H	Write 1 byte of data to even address
	H	H	L	Write 1 byte of data to odd address
	H	L	L	Write data to both even and odd addresses

**Table 1.9.3. Operation of  $\overline{RD}$ ,  $\overline{WRL}$ , and  $\overline{BHE}$  signals**

Data bus width	$\overline{RD}$	$\overline{WR}$	$\overline{BHE}$	A0	Status of external data bus
16-bit (BYTE = "L")	H	L	L	H	Write 1 byte of data to odd address
	L	H	L	H	Read 1 byte of data from odd address
	H	L	H	L	Write 1 byte of data to even address
	L	H	H	L	Read 1 byte of data from even address
	H	L	L	L	Write data to both even and odd addresses
	L	H	L	L	Read data from both even and odd addresses
8-bit (BYTE = "H")	H	L	Not used	H / L	Write 1 byte of data
	L	H	Not used	H / L	Read 1 byte of data

### (4) ALE signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.



**Figure 1.9.3. ALE signal and address/data bus**



Bus Control

**(5)  $\overline{RDY}$  signal**


The ready signal facilitates access of external devices that require a long time for access. As shown in Figure 1.9.4, inputting "L" to the  $\overline{RDY}$  pin at the falling edge of BCLK causes the microcomputer to enter the ready state. Inputting "H" to the  $\overline{RDY}$  pin at the falling edge of BCLK cancels the ready state. Table 1.9.4 shows the microcomputer status in the ready state. Figure 1.9.4 shows the example of the  $\overline{RD}$  signal being extended using the  $\overline{RDY}$  pin.

The  $\overline{RDY}$  signal is valid when accessing the external area during the bus cycle in which bits 4 to 7 of the chip select control register (address 000816) are set to "0". The  $\overline{RDY}$  signal is invalid when setting "1" to all bits 4 to 7 of the chip select control register (address 000816), but the  $\overline{RDY}$  pin should be treated as properly as in non-using.

**Table 1.9.4. Microcomputer status in ready state (Note)**

Item	Status
Oscillation	On
R/W signal, address bus, data bus, $\overline{CS}$ ALE signal, $\overline{HLDA}$ , programmable I/O ports	Maintain status when $\overline{RDY}$ signal accepted
Internal peripheral circuits	On

Note: The  $\overline{RDY}$  signal cannot be accepted immediately prior to a software wait.



**Figure 1.9.4. Example of  $\overline{RD}$  signal extended by  $\overline{RDY}$  signal**

## Bus Control

### (6) Hold signal

The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting "L" to the  $\overline{\text{HOLD}}$  pin places the microcomputer in the hold state at the end of the current bus access. This status is maintained and "L" is output from the  $\overline{\text{HLDA}}$  pin as long as "L" is input to the  $\overline{\text{HOLD}}$  pin. Table 1.9.5 shows the microcomputer status in the hold state.

Bus-using priorities are given to  $\overline{\text{HOLD}}$ , DMAC, and CPU in order of decreasing precedence.

$\overline{\text{HOLD}} > \text{DMAC} > \text{CPU}$
---

**Figure 1.9.5. Bus-using priorities**

**Table 1.9.5. Microcomputer status in hold state**

Item	Status	
Oscillation	On	
$\text{R}/\overline{\text{W}}$ signal, address bus, data bus, $\overline{\text{CS}}$ , $\overline{\text{BHE}}$	Floating	
Programmable I/O ports	P0, P1, P2, P3, P4, P5	Floating
	P6, P7, P8, P9, P10	Maintain status when hold signal is received
$\overline{\text{HLDA}}$	Output "L"	
Internal peripheral circuits	On (but watchdog timer stops)	
ALE signal	Undefined	

### (7) External bus status when the internal area is accessed

Table 1.9.6 shows the external bus status when the internal area is accessed.

**Table 1.9.6. External bus status when the internal area is accessed**

Item	SFR accessed	Internal ROM/RAM accessed
Address bus	Address output	Maintain status before accessed address of external area
Data bus	When read	Floating
	When write	Output data
$\overline{\text{RD}}$ , $\overline{\text{WR}}$ , $\overline{\text{WRL}}$ , $\overline{\text{WRH}}$	$\overline{\text{RD}}$ , $\overline{\text{WR}}$ , $\overline{\text{WRL}}$ , $\overline{\text{WRH}}$ output	Output "H"
$\overline{\text{BHE}}$	$\overline{\text{BHE}}$ output	Maintain status before accessed status of external area
$\overline{\text{CS}}$	Output "H"	Output "H"
ALE	Output "L"	Output "L"

### (8) BCLK output

The output of the internal clock  $\emptyset$  can be selected using bit 7 of the processor mode register 0 (address 000416) (Note). The output is floating when bit 7 is set to "1".

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".

## Bus Control

### (9) Software wait

A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address 000516) (Note) and bits 4 to 7 of the chip select control register (address 000816).

A software wait is inserted in the internal ROM/RAM area and in the external memory area by setting the wait bit of the processor mode register 1. When set to "0", each bus cycle is executed in one BCLK cycle. When set to "1", each bus cycle is executed in two or three BCLK cycles. After the microcomputer has been reset, this bit defaults to "0". When set to "1", bits 4 to 7 of the chip select control register are invalid and a wait is applied to all external memory areas (two or three BCLK cycles).

When the wait bit of the processor mode register 1 is "0", software waits can be set independently for each of the 4 areas selected using the chip select signal. Bits 4 to 7 of the chip select control register correspond to chip selects  $\overline{CS0}$  to  $\overline{CS3}$ . When one of these bits is set to "1", the bus cycle is executed in one BCLK cycle. When set to "0", the bus cycle is executed in two or three BCLK cycles. These bits default to "0" after the microcomputer has been reset.

The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits. Also, the corresponding bits of the chip select control register must be set to "0" if using the multiplex bus to access the external memory area.

Table 1.9.7 shows the software wait and bus cycles. Figure 1.9.6 shows example bus timing when using software waits.


Note: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect register (address 000A16) to "1".

**Table 1.9.7. Software waits and bus cycles**

Area	Bus status	Wait bit	Bits 4 to 7 of chip select control register	Bus cycle
SFR	———	Invalid	Invalid	2 BCLK cycles
Internal ROM/RAM	———	0	Invalid	1 BCLK cycle
	———	1	Invalid	2 BCLK cycles
External memory area	Separate bus	0	1	1 BCLK cycle
	Separate bus	0	0	2 BCLK cycles
	Separate bus	1	0 (Note)	2 BCLK cycles
	Multiplex bus	0	0 (Note)	3 BCLK cycles
	Multiplex bus	1	0 (Note)	3 BCLK cycles

Note: When using the  $\overline{RDY}$  signal, always set to "0".

**Bus Control**



**Figure 1.9.6. Typical bus timings using software wait**

## Clock Generating Circuit

### Clock Generating Circuit


The clock generating circuit contains three oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

**Table 1.10.1. Main clock and sub clock generating circuits**


	Main clock generating circuit	Sub clock generating circuit
Use of clock	<ul style="list-style-type: none"> <li>•CPU's operating clock source</li> <li>•Internal peripheral unit's operating clock source</li> </ul>	<ul style="list-style-type: none"> <li>•CPU's operating clock source</li> <li>•Timer A/B's count clock source</li> </ul>
Usable oscillator	Ceramic or quartz crystal oscillator	Quartz crystal oscillator
Pins to connect oscillator	XIN, XOUT	XCIN, XCOUT
Oscillation stop/restart function	Available	Available
Oscillator status immediately after reset	Oscillating	Stopped
Other	Externally derived clock can be input	

### Example of Oscillator Circuit

Figure 1.10.1 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 1.10.2 shows some examples of sub clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 1.10.1 and 1.10.2 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.



**Figure 1.10.1. Examples of main clock**



**Figure 1.10.2. Examples of sub clock**

## Clock Generating Circuit

### Internal Ring-Oscillator

A ring oscillator is built in the microcomputer. It can be used instead of XIN as a main clock by setup of the bit 1 of the oscillation stop detect register. Lower power dissipation can be realized because the oscillating frequency of the ring oscillator is much lower compared to that of XIN.

### Clock Control

Figure 1.10.3 shows the block diagram of the clock generating circuit.




Figure 1.10.3. Clock generating circuit

## Clock Generating Circuit

---

The following paragraphs describe the clocks generated by the clock generating circuit.

### (1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 0006<sub>16</sub>). Stopping the clock, after switching the operating clock source of CPU to the sub clock, reduces the power dissipation. After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the XOUT pin can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 0007<sub>16</sub>). Reducing the drive capacity of the XOUT pin reduces the power dissipation. This bit defaults to "1" when shifting to stop mode and after a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

You can switch over from the main clock to the ring oscillator by changing the value of the main clock switch bit (bit 1 at address 000C<sub>16</sub>).

### (2) Sub clock

The sub clock is generated by the sub clock oscillation circuit. No sub clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 0006<sub>16</sub>), the sub clock can be selected as the BCLK by using the system clock select bit (bit 7 at address 0006<sub>16</sub>). However, be sure that the sub clock oscillation has fully stabilized before switching.

After the oscillation of the sub clock oscillation circuit has stabilized, the drive capacity of the XCOU pin can be reduced using the XCIN-XCOU drive capacity select bit (bit 3 at address 0006<sub>16</sub>). Reducing the drive capacity of the XCOU pin reduces the power dissipation. This bit changes to "1" when shifting to stop mode and at a reset.

When the XCIN/XCOU is used, set ports P86 and P87 as the input ports without pull-up.

### (3) BCLK

The BCLK is the clock that drives the CPU and the watchdog timer, i.e. the internal clock  $\phi$ , and is either the main clock or fc or is derived by dividing the main clock by 2, 4, 8, or 16. After a reset the BCLK is derived by dividing the main clock by 8 .

When shifting to stop mode, the main clock division select bit (bit 6 at address 0006<sub>16</sub>) is set to "1".

When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

### (4) Peripheral function clocks

- f2, f8, f32, f2SIO2, f8SIO2, f32SIO2

The clock for the peripheral devices is derived by dividing the main clock by 2 (or no division), 8, or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at address 0006<sub>16</sub>) to "1" and then executing a WAIT instruction.

As to f2 and f2SIO2, you can select division by 2 or no division by changing the value of the peripheral function clock select register.

- f2AD

This clock is derived by dividing the main clock by 2 (or no division) and is used for A-D conversion. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at address 0006<sub>16</sub>) to "1" and then executing a WAIT instruction. You can select division by 2 or no division by changing the value of the peripheral function clock select register.

## Clock Generating Circuit

---

- **fCAN0, fCAN1 (Note)**

These clocks are derived by dividing the main clock by 1, 2, 4, 8 or 16 and they are used for the corresponding CAN module. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at address 0006<sub>16</sub>) to "1" and then executing a WAIT instruction. When CAN modules are shifted to sleep mode, these clocks stop at "H".

**(5) fc32**

This clock is derived by dividing the sub clock by 32. It is used for the timer A and timer B counts.

**(6) fc**

This clock has the same frequency as the sub clock. It may be selected as the BCLK and for the watchdog timer.

**(7) fRING**

This clock is supplied by the ring oscillator circuit. Immediately after a reset, this clock is not supplied. The ring oscillator oscillation can be set to BCLK when oscillation stop is detected or with the main clock switch bit (bit 1 at address 000C<sub>16</sub>).

After the oscillation of the ring oscillator circuit has stabilized, the X<sub>IN</sub> clock driver can be stopped by setting the main clock stop bit (bit 5 at address 0006<sub>16</sub>) to "1". This can reduce the power dissipation even more.


Note: Channel CAN1 is not available for M16C/6N1 group.






## Clock Generating Circuit

Figure 1.10.5 shows the peripheral function clock select register and Figure 1.10.6 shows the CAN0/1 clock select register.



**Figure 1.10.5. Peripheral function clock select register**



**Figure 1.10.6. CAN0/1 clock select register**

## Clock Generating Circuit

### Clock Output

In single-chip mode, the clock output function select bits (bits 0 and 1 at address 0006<sub>16</sub>) enable f<sub>8</sub>, f<sub>32</sub>, or fc to be output from the P57/CLKOUT pin. When the WAIT peripheral function clock stop bit (bit 2 at address 0006<sub>16</sub>) is set to "1", the output of f<sub>8</sub> and f<sub>32</sub> stops when a WAIT instruction is executed.

### Stop Mode

Writing "1" to the all-clock stop control bit (bit 0 at address 0007<sub>16</sub>) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC remains above 2V.

Because the oscillation of BCLK, f<sub>2</sub> to f<sub>32</sub>, f<sub>1SIO2</sub> to f<sub>32SIO2</sub>, f<sub>2AD</sub>, f<sub>CAN0</sub>, f<sub>CAN1</sub>, f<sub>C32</sub>, and fc stop in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer A and timer B operate provided that the event counter mode is set to an external pulse, and UART<sub>i</sub> (i = 0 to 2), S I/O<sub>3</sub> functions provided an external clock is selected. Table 1.10.2 shows the status of the ports in stop mode. Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled, and the priority level of the interrupt which is not used to cancel must have been changed to "0". If returning by an interrupt, that interrupt routine is executed. If only a hardware reset or an  $\overline{\text{NMI}}$  interrupt is used to cancel stop mode, change the priority level of all interrupt to "0", then shift to stop mode.

When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division select bit 0 (bit 6 at address 0006<sub>16</sub>) is set to "1". When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

**Table 1.10.2. Port status during stop mode**

Pin		Memory expansion mode Microprocessor mode	Single-chip mode
Address bus, data bus, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ , $\overline{\text{BHE}}$		Retains status before stop mode	—
RD, WR, $\overline{\text{WRL}}$ , $\overline{\text{WRH}}$		"H"	—
HLDA, BCLK		"H"	—
ALE		"H"	—
Port		Retains status before stop mode	Retains status before stop mode
CLKOUT	When fc selected	Valid only in single-chip mode	"H"
	When f <sub>8</sub> , f <sub>32</sub> selected	Valid only in single-chip mode	Retains status before stop mode

## Wait Mode

### Wait Mode

When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and the watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction also stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. However, peripheral function clock fc32 does not stop so that the peripherals using fc32 do not contribute to the power saving. When the MCU running in low-speed or low power dissipation mode, do not enter WAIT mode with this bit set to "1". Table 1.10.3 shows the status of the ports in wait mode.

Wait mode is cancelled by a hardware reset or an interrupt. If an interrupt is used to cancel wait mode, that interrupt must first have been enabled, and the priority level of the interrupt which is not used to cancel must have been changed to "0". If returning by an interrupt, the clock in which the WAIT instruction executed is set to BCLK by the microcomputer, and the action is resumed from the interrupt routine. If only a hardware reset or an NMI interrupt is used to cancel wait mode, change the priority level of all interrupt to "0", then shift to wait mode.

**Table 1.10.3. Port status during wait mode**

Pin		Memory expansion mode Microprocessor mode	Single-chip mode
Address bus, data bus, $\overline{CS0}$ to $\overline{CS3}$ , $\overline{BHE}$		Retains status before wait mode	—
RD, WR, $\overline{WRL}$ , $\overline{WRH}$		"H"	—
HLDA, BCLK		"H"	—
ALE		"H"	—
Port		Retains status before wait mode	Retains status before wait mode
CLKOUT	When fc selected	Valid only in single-chip mode	Does not stop
	When f8, f32 selected	Valid only in single-chip mode	Does not stop when the WAIT peripheral function clock stop bit is "0". When the WAIT peripheral function clock stop bit is "1", the status immediately prior to entering wait mode is maintained.

## Status Transition of BCLK

---

### Status Transition of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 1.10.4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

When reset, the device starts in division by 8 mode. The main clock division select bit 0 (bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. The following shows the operational modes of BCLK.

#### (1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

#### (2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

#### (3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock must be oscillating stably. When going to low-speed or low power dissipation mode, make sure the sub clock is oscillating stable.

#### (4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

#### (5) No-division mode

The main clock is divided by 1 to obtain the BCLK.

#### (6) Low-speed mode

fc is used as BCLK. Note that oscillation of both the main and sub clocks must have stabilized before transferring from this mode to another or vice versa. 2 to 3 seconds or more are required before the sub clock is fully stabilized. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

#### (7) Low power dissipation mode

fc is the BCLK and the main clock is stopped.

#### (8) Ring oscillator mode

BCLK is generated by the ring oscillator. You can use it by dividing it by 2, 4, 8 or 16, and also no division is possible.

Note: Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stable. Allow a wait time in software for the oscillation to stabilize before switching over the clock.

## Status Transition of BCLK

**Table 1.10.4. Operating modes dictated by settings of system clock control registers 0 and 1**

CM21	CM17	CM16	CM07	CM06	CM05	CM04	Operating mode of BCLK
0	0	0	0	0	0	Invalid	No division mode
0	0	1	0	0	0	Invalid	Division by 2 mode
0	1	0	0	0	0	Invalid	Division by 4 mode
0	Invalid	Invalid	0	1	0	Invalid	Division by 8 mode
0	1	1	0	0	0	Invalid	Division by 16 mode
0	Invalid	Invalid	1	Invalid	0	1	Low-speed mode
0	Invalid	Invalid	1	Invalid	1	1	Low power dissipation mode
1	0	0	0	0	1 (Note)	Invalid	Ring oscillator mode/1
1	0	1	0	0	1 (Note)	Invalid	Ring oscillator mode/2
1	1	0	0	0	1 (Note)	Invalid	Ring oscillator mode/4
1	Invalid	Invalid	0	1	1 (Note)	Invalid	Ring oscillator mode/8
1	1	1	0	0	1 (Note)	Invalid	Ring oscillator mode/16

Note: Set CM21 to "1" before setting this bit to "1".

## Power Control

---

### Power Control

The following is a description of the four available power control modes:

#### Modes

Power control is available in four modes.

##### (1) Normal operation mode

- **High-speed mode**

Divide-by 1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock selected. Each peripheral function operates according to its assigned clock.

- **Medium-speed mode**

Divide-by-2, divide by-4 divide-by-8 or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the internal clock selected. Each peripheral function operates according to its assigned clock.

- **Low-speed mode**

fc becomes the BCLK. The CPU operates according to the fc clock selected. The fc clock is supplied by the sub clock. Each peripheral function operates according to its assigned clock.

- **Low power dissipation mode**

The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the sub clock. The only peripheral functions that operate are those with the sub clock selected as the count source.

##### (2) Wait mode

The CPU operation is stopped. The oscillators do not stop.

##### (3) Stop mode


All oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in reducing power dissipation.

##### (4) Ring oscillator mode

The ring oscillator replaces X<sub>IN</sub>. No-division-, divide-by-2-, 4-, 8- or 16 mode can be selected by changing the values in CM06, CM16 and CM17. The higher the division ratio is, the lower power dissipation. The clock driver of X<sub>IN</sub> can be stopped by changing the value of the main clock stop bit to "0" when the CPU operates using the ring oscillator. Through this the power dissipation will be still lower.

Figure 1.10.7 shows the state transition of power control modes.

**Power Control**



**Figure 1.10.7. State transition diagram of power control mode**



**Power Control**

**Oscillation Stop Detection Function**

The oscillation stop detection function detects abnormal stopping of the clock by causes such as opening and shorting of the XIN oscillation circuit. When oscillation stop is detected, either an internal reset or an oscillation stop detection interrupt is generated. The selection depends on the value in the bit 7 of the oscillation stop detection register (address 000C16). When an oscillation stop detection interrupt is generated, the ring oscillator in the microcomputer operates automatically and is used as the system clock in place of the XIN clock. This allows interrupt processing.


The oscillation stop detection function can be enabled/disabled with bit 0 of the oscillation stop detection register. When this bit is set to "1", the function is enabled. After the reset is released, the oscillation stop detection function becomes invalid because the bit value is "0".

Note that an oscillator input signal that violates the timing or voltage specification for XIN may cause the CPU to hang. Therefore the oscillation stop detection interrupt may not be processed. Countermeasures on system level should be taken for the CPU to recover from such kind of status.

Table 1.10.5 gives an specification overview of the oscillation stop detection function.

**Table 1.10.5. Specification outline of the oscillation stop detection function**

Item	Specification
Oscillation stop detectable clock and frequency range	XIN : 2MHz or higher
Enabling condition for oscillation stop detection function	When the oscillation stop detection bit (bit 0 of address 000C16) is set to "1"
Operation at oscillation stop detection	When internal reset is generated (bit 7 at address 000C16 is cleared to "0".)
	When oscillation stop detection interrupt is generated (bit 7 at address 000C16 is set to "1".)
Notes on STOP mode	Before setting up the stop mode, write "0" in the oscillation stop detection valid bit to invalidate the oscillation stop detection function. Write "1" into the bit again after the stop mode is released.



**Figure 1.10.8. Structure of the oscillation stop detection circuit**

Power Control




Figure 1.10.9. Structure of the oscillation stop detection register

**Oscillation Stop Detection Bit (CM20)**

The oscillation stop detection is activated by setting CM20 to "1".  
 Set this bit to "0" before entering the stop mode. When returning from stop mode, the external oscillator may be unstable for a period of time. The detection may be enabled again after returning from stop mode. Set this bit to "0" also before setting main clock stop bit (bit 5 at address 0006<sub>16</sub>).  
 Do not enable the detection function if X<sub>IN</sub> is lower than 2MHz.

**Main Clock Source Selection Bit (CM21)**

The internal ring oscillator may be selected as the main clock source independently of the oscillation stop detection by setting this bit to "1". The division ratio of the ring oscillator, like that of X<sub>IN</sub>, is governed by CM06, CM16, and CM17. Note that the selection of the sub clock (X<sub>CIN</sub>) takes precedence over the ring oscillator selection.  
 Switching to fRING manually disables the oscillation stop detection regardless of CM20.

**Oscillation Stop Detection Interrupt Request Bit (CM22)**

This bit signals an oscillation stop detection interrupt. The oscillation stop/restart detection and the watchdog timer share an interrupt request line. The interrupt service routine can determine which unit requested the interrupt by sampling this bit. When an oscillation stop is detected, this bit goes high. It has to be reset manually during interrupt servicing.  
 See also Figure 1.10.10.

### **Clock Monitor Bit (CM23)**

The operational status of XIN can be monitored with this bit. When XIN is operating, this bit is "0". After a clock stop detection, this bit can be polled to check if XIN has restarted. This bit is valid when CM20 is "1".

### **Reserved Bits (CM24-CM26)**

These bits are reserved. They must always remain at "0".

### **Action Selection (when an oscillation stop is detected) Bit (CM27)**

#### **(i) Operation when internal reset is selected (CM27="0")**

In case an abnormal stop of XIN is detected when the oscillation stop detection valid bit (CM20) is "1", an internal reset is generated. The microcomputer stops in reset state, and it does not operate further.

Note: Release from this state is possible by external reset only. However, if XIN clock includes some errors, further operation cannot be guaranteed.

Table 1.10.6 shows the status of each port after an internal reset is generated.

#### **(ii) Operation when oscillation stop detection interrupt is selected (CM27="1")**

In case an abnormal stop of XIN is detected when the oscillation stop detection valid bit (CM20) is "1", an oscillation stop detection interrupt is generated. In this case, the ring oscillator operates instead of the XIN stopped abnormally. Further operation can be done to the ring oscillation. Oscillation stop detection interrupt shares the vector table with watchdog timer interrupt. Accordingly, the interrupt factor should be judged. For this purpose, use the CM22, oscillation stop detection status.

Figure 1.10.10 shows how to judge the factor by the oscillation stop detection interrupt process program.

### **Stop Mode (CM10="1")**

It is recommended the stop detection be disabled before entering stop mode. When returning from stop mode, the external quartz crystal oscillator is instable for a period of time and may falsely cause a clock stop to be signalled. It may be enabled again after returning from the stop mode.

### **Wait Mode (WAIT instruction issued)**

When peripheral clocks during wait are enabled (CM02="0"), the oscillation stop/restart detection circuit can continue to monitor XIN. Should XIN fail, the wait mode is cancelled and an interrupt is generated (CM27="1"). The microcomputer issues an internal reset if CM27 is "0".


When the wait mode is entered with the peripheral clocks disabled (CM02="1"), the clock stop detection is disabled. Clock stops will not be detected. The oscillation stop detection circuit will, however, detect and react to a stopped clock if the wait mode is cancelled (for instance by an  $\overline{\text{NMI}}$ ).

Generally, it is recommended to disable the detection circuit before entering wait mode if the peripheral clocks are to be disabled during wait.

Power Control

**Table1.10.6. Port status after an internal reset is generated**

Pin name	Pin status		
	Single chip mode	Operating mode of BCLK	
		BYTE = Vss	BYTE = Vcc
P0	Input port (floating)	Data input (floating)	Data input (floating)
P1	Input port (floating)	Data input (floating)	Data input (floating)
P2, P3, P40 to P43	Input port (floating)	Address output (indeterminate)	Address output (indeterminate)
P44	Input port (floating)	$\overline{CS0}$ output ("H" level output)	$\overline{CS0}$ output ("H" level output)
P45 to P47	Input port (floating)	Input port (floating) (Pull-up resistance is ON.)	Input port (floating) (Pull-up resistance is ON.)
P50	Input port (floating)	$\overline{WR}$ output ("H" level output)	$\overline{WR}$ output ("H" level output)
P51	Input port (floating)	$\overline{BHE}$ output (indeterminate)	$\overline{BHE}$ output (indeterminate)
P52	Input port (floating)	$\overline{RD}$ output ("H" level output)	$\overline{RD}$ output ("H" level output)
P53	Input port (floating)	BCLK output	BCLK output
P54	Input port (floating)	$\overline{HLD\bar{A}}$ output (output value depends on HOLD pin input)	$\overline{HLD\bar{A}}$ output (output value depends on HOLD pin input)
P55	Input port (floating)	$\overline{HOLD}$ input (floating)	HOLD input (floating)
P56	Input port (floating)	ALE output ("L" level output)	ALE output ("L" level output)
P57	Input port (floating)	$\overline{RD\bar{Y}}$ input (floating)	$\overline{RD\bar{Y}}$ input (floating)
P6, P7, P80 to P84, P86, P87, P9, P10	Input port (floating)	Input port (floating)	Input port (floating)




**Figure 1.10.10. Flow of the judgment**

Protection

**Protection**

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 1.10.11 shows the protect register. The values in the processor mode register 0 (address 0004<sub>16</sub>), processor mode register 1 (address 0005<sub>16</sub>), system clock control register 0 (address 0006<sub>16</sub>), system clock control register 1 (address 0007<sub>16</sub>), peripheral function clock select register (address 025E<sub>16</sub>), CAN0/1 clock select register (address 025F<sub>16</sub>), S I/O3 control register (address 01E2<sub>16</sub>), oscillation stop detection register (address 000C<sub>16</sub>) port P7 direction register (address 03EF<sub>16</sub>) and port P9 direction register (address 03F3<sub>16</sub>) can only be changed when the respective bit in the protect register is set to "1". Therefore, important outputs can be allocated to port P7 or port P9.

If, after "1" (write-enabled) has been written to the port P7 or port P9 direction registers write-enable bit (bit 2 at address 000A<sub>16</sub>), a value is written to any address, the bit automatically reverts to "0" (write-inhibited). However, the system clock control registers 0 and 1 write-enable bit (bit 0 at address 000A<sub>16</sub>) and processor mode register 0 and 1 write-enable bit (bit 1 at address 000A<sub>16</sub>) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".




**Figure 1.10.11. Protect register**

## Interrupt

### Overview of Interrupt

#### Type of Interrupts

Figure 1.11.1 lists the types of interrupts.



**Figure 1.11.1. Classification of interrupts**

- Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **can be changed** by priority level.
- Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **cannot be changed** by priority level.

## Interrupt

---

### Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

- **Undefined instruction interrupt**

An undefined instruction interrupt occurs when executing the UND instruction.

- **Overflow interrupt**

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

- **BRK interrupt**

A BRK interrupt occurs when executing the BRK instruction.

- **INT interrupt**

An INT interrupt occurs when assigning one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral interrupt I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/O interrupt does.

The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.

So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. It changes the U flag to "0" and selects the interrupt stack pointer (ISP), and then executes an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.

## Interrupt

---

### Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts.

#### (1) Special interrupts

Special interrupts are non-maskable interrupts.

- **Reset**

Reset occurs if an "L" is input to the  $\overline{\text{RESET}}$  pin.

- **$\overline{\text{NMI}}$  interrupt**

An  $\overline{\text{NMI}}$  interrupt occurs if an "L" is input to the  $\overline{\text{NMI}}$  pin.

- **$\overline{\text{DBC}}$  interrupt**

This interrupt is exclusively for the debugger, do not use it in other circumstances.

- **Oscillation stop detection interrupt**

Generated by the oscillation stop detection function.

- **Watchdog timer interrupt**

Generated by the watchdog timer.

- **Single-step interrupt**

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

- **Address match interrupt**

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1". If an address other than the first address of the instruction in the address match interrupt register is no address match interrupt occurs. For address match interrupt, see "Address match interrupt".

#### (2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

- **Bus collision detection interrupt**

This is an interrupt that the serial I/O bus collision detection generates.

- **DMA0 interrupt, DMA1 interrupt**

These are interrupts that DMA generates.

- **Key-input interrupt**

A key-input interrupt occurs if an "L" is input to the  $\overline{\text{KI}}$  pin.

- **A-D conversion interrupt**

This is an interrupt that the A-D converter generates.

- **UART0, UART1, UART2/NACK, and S I/O3 transmission interrupt**

These are interrupts that the serial I/O transmission generates.



## Interrupt

---

- **UART0, UART1, UART2/ACK, and S I/O3 reception interrupt**

These are interrupts that the serial I/O reception generates.

- **Timer A0 interrupt through timer A4 interrupt**

These are interrupts that timer A generates.

- **Timer B0 interrupt through timer B5 interrupt**

These are interrupts that timer B generates.

- **INT0 interrupt through timer INT5 interrupt**

An  $\overline{\text{INT}}$  interrupt occurs if either a rising edge or a falling edge or both edges are input to the  $\overline{\text{INT}}$  pin.

- **CAN0/1 wake up interrupts (Note)**

These interrupts are generated when a falling edge is input to CRx0 or CRx1 pin.

- **CAN0, 1 transmission interrupts (Note)**

These are interrupts that a CAN transmission generates.

- **CAN0, 1 reception interrupts (Note)**

These are interrupts that a CAN reception generates.

- **CAN0/1 error interrupts (Note)**

These are interrupts that a CAN error generates.

Note: Channel CAN1 is not available for M16C/6N1 group.

Interrupts relating to channel CAN1 are invalid for M16C/6N1 group.

## Interrupt

### Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 1.11.2 shows the format for specifying the address.

Two types of interrupt vector tables are available — fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.

	MSB	LSB
Vector address + 0	Low address	
Vector address + 1	Mid address	
Vector address + 2	0 0 0 0	High address
Vector address + 3	0 0 0 0	0 0 0 0

**Figure 1.11.2. Format for specifying interrupt vector addresses**

#### • Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC<sub>16</sub> to FFFFF<sub>16</sub>. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 1.11.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

**Table 1.11.1. Interrupts assigned to the fixed vector tables and addresses of vector tables**

Interrupt source	Vector table address Address (L) to address (H)	Remarks
Undefined instruction	FFFDC <sub>16</sub> to FFFDF <sub>16</sub>	Interrupt on UND instruction
Overflow	FFFE0 <sub>16</sub> to FFFE3 <sub>16</sub>	Interrupt on INTO instruction
BRK instruction	FFFE4 <sub>16</sub> to FFFE7 <sub>16</sub>	If the vector contains FF <sub>16</sub> , program execution starts from the address shown by the vector in the variable vector table
Address match	FFFE8 <sub>16</sub> to FFFEB <sub>16</sub>	There is an address-matching interrupt enable bit
Single step (Note)	FFFE <sub>C</sub> <sub>16</sub> to FFFEF <sub>16</sub>	Do not use
Oscillation stop detection/ Watchdog timer	FFFF0 <sub>16</sub> to FFFF3 <sub>16</sub>	
DBC (Note)	FFFF4 <sub>16</sub> to FFFF7 <sub>16</sub>	Do not use
NMI	FFFF8 <sub>16</sub> to FFFFB <sub>16</sub>	External interrupt by input to $\overline{\text{NMI}}$ pin
Reset	FFFF <sub>C</sub> <sub>16</sub> to FFFFF <sub>16</sub>	

Note: Interrupts used for debugging purposes only.

## Interrupt

### • Variable vector tables

The addresses in the variable vector table can be modified, according to the user's setting. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 1.11.2 shows the interrupts assigned to the variable vector tables and addresses of vector tables.

**Table 1.11.2. Interrupt assigned to the variable vector tables and addresses of vector tables**

Software interrupt number	Vector table address Address (L) to address (H)	Interrupt source	Remarks
Software interrupt number 0	+0 to +3 (Note 1)	BRK instr.	
Software interrupt number 1	+4 to +7 (Note 1)	CAN0/1 Wake Up	(Note 4)
Software interrupt number 2	+8 to +11 (Note 1)	CAN0 reception	
Software interrupt number 3	+12 to +15 (Note 1)	CAN0 transmission	
Software interrupt number 4	+16 to +19 (Note 1)	$\overline{\text{INT3}}$	
Software interrupt number 5	+20 to +23 (Note 1)	Timer B5	
Software interrupt number 6	+24 to +27 (Note 1)	Timer B4	
Software interrupt number 7	+28 to +31 (Note 1)	Timer B3	
Software interrupt number 8	+32 to +35 (Note 1,2)	CAN1 reception, $\overline{\text{INT5}}$	(Note 4)
Software interrupt number 9	+36 to +39 (Note 1,2)	CAN1 transmission, $\overline{\text{INT4}}$ , S I/O3	(Note 4)
Software interrupt number 10	+40 to +43 (Note 1)	Bus collision detection	
Software interrupt number 11	+44 to +47 (Note 1)	DMA0	
Software interrupt number 12	+48 to +51 (Note 1)	DMA1	
Software interrupt number 13	+52 to +55 (Note 1)	CAN0/1 Error int.	(Note 4)
Software interrupt number 14	+56 to +59 (Note 1,2)	A-D conversion, Key input	
Software interrupt number 15	+60 to +63 (Note 1,3)	UART2 transmission/NACK	
Software interrupt number 16	+64 to +67 (Note 1,3)	UART2 reception/ACK	
Software interrupt number 17	+68 to +71 (Note 1)	UART0 transmission	
Software interrupt number 18	+72 to +75 (Note 1)	UART0 reception	
Software interrupt number 19	+76 to +79 (Note 1)	UART1 transmission	
Software interrupt number 20	+80 to +83 (Note 1)	UART1 reception	
Software interrupt number 21	+84 to +87 (Note 1)	Timer A0	
Software interrupt number 22	+88 to +91 (Note 1)	Timer A1	
Software interrupt number 23	+92 to +95 (Note 1)	Timer A2	
Software interrupt number 24	+96 to +99 (Note 1)	Timer A3	
Software interrupt number 25	+100 to +103 (Note 1)	Timer A4	
Software interrupt number 26	+104 to +107 (Note 1)	Timer B0	
Software interrupt number 27	+108 to +111 (Note 1)	Timer B1	
Software interrupt number 28	+112 to +115 (Note 1)	Timer B2	
Software interrupt number 29	+116 to +119 (Note 1)	$\overline{\text{INT0}}$	
Software interrupt number 30	+120 to +123 (Note 1)	$\overline{\text{INT1}}$	
Software interrupt number 31	+124 to +127 (Note 1)	$\overline{\text{INT2}}$	
Software interrupt number 32 to Software interrupt number 63	+128 to +131 (Note 1) to +252 to +255 (Note 1)	Software interrupt	Cannot be masked I flag

Note 1: Address relative to address in interrupt table register (INTB).

Note 2: It is selected by interrupt request cause select bits (bit 0 and bit 1 at address 01DE16 and bit 6 and bit 7 at address 01DF16).

Note 3: When IIC mode is selected, NACK and ACK interrupts are selected.

Note 4: Channel CAN1 is not available for M16C/6N1 group.

## Interrupt

---


### Interrupt Control

Descriptions are given here regarding how to enable or disable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.

Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority selection bit, or processor interrupt priority level(IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).

Figure 1.11.3 shows the memory map of the interrupt control registers.

**Interrupt**



**Figure 1.11.3. Interrupt control registers**

## Interrupt

### Interrupt Enable Flag (I flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting to "0" disables all maskable interrupts. This flag is set to "0" after reset.

### Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1".)

### Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)


Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Table 1.11.3 shows the settings of interrupt priority levels and Table 1.11.4 shows the interrupt levels enabled, according to the consist of the IPL.

The following are conditions under which an interrupt is accepted.

- interrupt enable flag (I flag) = "1"
- interrupt request bit = "1"
- interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

**Table 1.11.3. Settings of interrupt priority levels**

Interrupt priority level select bit	Interrupt priority level	Priority order
b2 b1 b0 0 0 0	Level 0 (interrupt disabled)	_____
0 0 1	Level 1	Low  High
0 1 0	Level 2	
0 1 1	Level 3	
1 0 0	Level 4	
1 0 1	Level 5	
1 1 0	Level 6	
1 1 1	Level 7	

**Table 1.11.4. Interrupt levels enabled according to the contents of the IPL**

IPL	Enabled interrupt priority levels
IPL <sub>2</sub> IPL <sub>1</sub> IPL <sub>0</sub> 0 0 0	Interrupt levels 1 and above are enabled
0 0 1	Interrupt levels 2 and above are enabled
0 1 0	Interrupt levels 3 and above are enabled
0 1 1	Interrupt levels 4 and above are enabled
1 0 0	Interrupt levels 5 and above are enabled
1 0 1	Interrupt levels 6 and above are enabled
1 1 0	Interrupt levels 7 and above are enabled
1 1 1	All maskable interrupts are disabled

## Interrupt

---

### Rewrite the Interrupt Control Register

To rewrite the interrupt control register, do so at a point when no interrupt request for that register can be generated. If there is possibility of the interrupt request to occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

#### Example 1

```
INT_SWITCH1:
  FCLR      I           ;Disable interrupts.
  AND.B     #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
  NOP
  NOP      ;Four NOP instructions are required when using HOLD function.
  FSET     I           ;Enable interrupts
```

#### Example 2

```
INT_SWITCH2:
  FCLR      I           ;Disable interrupts.
  AND.B     #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
  MOV.W    MEM, R0     ;Dummy read
  FSET     I           ;Enable interrupts
```

#### Example 3

```
INT_SWITCH3:
  PUSHC    FLG         ;Push Flag register onto stack
  FCLR      I           ;Disable interrupts.
  AND.B     #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
  POPC     FLG         ;Enable interrupts
```

The reason why two NOP instructions (four when using the HOLD function) or dummy read is inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When an instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions: AND, OR, BCLR, BSET

## Interrupt

### Interrupt Sequence

An interrupt sequence — What are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:


- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 00000<sub>16</sub>. After this, the corresponding interrupt request bit becomes "0".
- (2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence †in the temporary register (Note) within the CPU.
- (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed).
- (4) Saves the content of the temporary register (Note) within the CPU in the stack area.
- (5) Saves the content of the program counter (PC) in the stack area.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

### Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 1.11.4 shows the interrupt response time.



**Figure 1.11.4. Interrupt response time**



## Interrupt

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).


Time (b) is as shown in Table 1.11.5.

**Table 1.11.5. Time required for executing the interrupt sequence**

Interrupt vector address	Stack pointer (SP) value	16-Bit bus, without wait	8-Bit bus, without wait
Even	Even	18 cycles (Note 1)	20 cycles (Note 1)
Even	Odd	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Even	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Odd	20 cycles (Note 1)	20 cycles (Note 1)

Note 1: Add 2 cycles in the case of a  $\overline{\text{DBC}}$  interrupt; add 1 cycle in the case either of an address coincidence interrupt or of a single-step interrupt.

Note 2: Locate an interrupt vector address in an even address, if possible.



**Figure 1.11.5. Time required for executing the interrupt sequence**

### Variation of IPL when Interrupt Request is accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 1.11.6 is set in the IPL.

**Table 1.11.6. Relation between interrupts without interrupt priority levels and IPL**

Interrupt sources without priority levels	Value set in the IPL
Oscillation stop detection, Watchdog timer, $\overline{\text{NMI}}$	7
Reset	0
Other	Not changed


## Interrupt

### Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.

First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 1.11.6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.

Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).



**Figure 1.11.6. State of stack before and after acceptance of interrupt request**

## Interrupt

The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer (Note), at the time of acceptance of an interrupt request, is even or odd. If the counter of the stack pointer (Note) is even, the counter of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 1.11.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the stack pointer indicated by the U flag. Otherwise, it is the interrupt stack pointer (ISP).




Figure 1.11.7. Operation of saving registers

## Interrupt

---

### Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.

Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

### Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.

Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.

Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.

Figure 1.11.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset > $\overline{\text{NMI}}$ > $\overline{\text{DBC}}$ > Oscillation stop detection / Watchdog timer > Peripheral I/O > Single step > Address match
--

**Figure 1.11.8. Hardware interrupts priorities**

### Interrupt Resolution Circuit

When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority level. Figure 1.11.9 shows the circuit that judges the interrupt priority level.

## Interrupt




Figure 1.11.9. Maskable interrupts priorities (peripheral I/O interrupts)

## INT Interrupt

### INT Interrupt

INT0 to INT5 are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit.

Of interrupt control registers, address 0048<sub>16</sub> is used both as CAN1 reception and external interrupt INT5 input control register, and 0049<sub>16</sub> is used as S I/O3, CAN1 transmission and as external interrupt INT4 input control register. Use the interrupt request cause select bits (bit 0 and 1 at address 01DE<sub>16</sub> and bit 6 and 7 at address 01DF<sub>16</sub>) to specify which interrupt request cause to select. After having set an interrupt request cause, be sure to clear the corresponding interrupt request bit before enabling an interrupt. (Note)

The interrupt control registers (address 0049<sub>16</sub> and address 0048<sub>16</sub>) have the polarity-switching bit. Be sure to set this bit to "0" when selecting the S I/O3, CAN1 reception or CAN1 transmission as the interrupt request cause. (Note)

As to external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting "1" in the INT<sub>i</sub> interrupt polarity switching bit of the interrupt request cause select register (address 01DF<sub>16</sub>). To select both edges, set the polarity switching bit of the corresponding interrupt control register to 'falling edge' ("0").

Note: Channel CAN1 is not available for M16C/6N1 group.

Figures 1.11.10 and 1.11.11 show the interrupt request cause select registers 0 and 1.




Figure 1.11.10. Interrupt request cause select register 0




Figure 1.11.11. Interrupt request cause select register 1

## NMI Interrupt

### NMI Interrupt

An  $\overline{\text{NMI}}$  interrupt is generated when the input to the P85/ $\overline{\text{NMI}}$  pin changes from "H" to "L". The  $\overline{\text{NMI}}$  interrupt is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address 03F016).

This pin cannot be used as a normal port input.

### Key Input Interrupt

If the direction register of any of P104 to P107 is set for input and a falling edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for canceling the wait mode or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as A-D input ports. Figure 1.11.12 shows the block diagram of the key input interrupt. Note that if an "L" level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as an interrupt.




Figure 1.11.12. Block diagram of key input interrupt

### CAN0/1 Wake up Interrupt

CAN0/1 wake up interrupt occurs when a falling edge is input to CRx0 or CRx1. Use the interrupt in stop/wait mode or CAN sleep mode. The CAN0/1 wake up interrupt is enabled only when the port is defined as the CAN port. One interrupt is allocated to CAN0/1. Figure 1.11.13 shows the block diagram of the CAN0/1 wake up interrupt. (Note)

Please note that the wake up message will be lost.

Note: There is only one CAN channel available for M16C/6N1 group.





Figure 1.11.13. Block diagram of CAN0/1 wake up interrupt

## Address Match Interrupt

### Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The value of the program counter (PC) for an address match interrupt varies depending on the instruction being executed.

Figure 1.11.14 shows the address match interrupt-related registers.





## Precautions for Interrupts

---

### Precautions for Interrupts

#### (1) Reading address 00000<sub>16</sub>

- When maskable interrupt occurs, CPU reads the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 00000<sub>16</sub> will then be set to "0".

Even if the address 00000<sub>16</sub> is read out by software, "0" is set to the enabled highest priority interrupt source request bit. Therefore interrupt can be canceled and unexpected interrupt can occur.

Do not read address 00000<sub>16</sub> by software.

#### (2) Setting the stack pointer

- The value of the stack pointer immediately after reset is initialized to 0000<sub>16</sub>. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value for the stack pointer before accepting an interrupt. When using the  $\overline{\text{NMI}}$  interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupt including the  $\overline{\text{NMI}}$  interrupt is prohibited.


## Precautions for Interrupts

### (3) The $\overline{\text{NMI}}$ interrupt

- As for the  $\overline{\text{NMI}}$  pin, an interrupt cannot be disabled. Connect it to the Vcc pin via a resistor (pull-up) if unused. Be sure to work on it.
- The  $\overline{\text{NMI}}$  pin also serves as P85, which is exclusively for input. Reading the contents of the P8 register allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time when the  $\overline{\text{NMI}}$  interrupt is input.
- Do not reset the CPU with the input to the  $\overline{\text{NMI}}$  pin being in the "L" state.
- Do not attempt to go into stop mode with the input to the  $\overline{\text{NMI}}$  pin being in the "L" state. With the input to the  $\overline{\text{NMI}}$  pin being in the "L" state, the CM10 is fixed to "0", so attempting to go into stop mode is turned down.
- Do not attempt to go into wait mode with the input to the  $\overline{\text{NMI}}$  pin being in the "L" state. With the input to the  $\overline{\text{NMI}}$  pin being in the "L" state, the CPU stops but the oscillation does not stop, so no power is saved. In this instance, the CPU is returned to the normal state by a later interrupt.
- Signals input to the  $\overline{\text{NMI}}$  pin require an "L" level of 1 clock or more, from the operation clock of the CPU.

### (4) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins  $\overline{\text{INT0}}$  through  $\overline{\text{INT5}}$  regardless of the CPU operation clock.
- When the polarity of the  $\overline{\text{INT0}}$  to  $\overline{\text{INT5}}$  pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0". Figure 1.11.15 shows the procedure for changing the  $\overline{\text{INT}}$  interrupt generate factor.



**Figure 1.11.15. Switching condition of  $\overline{\text{INT}}$  interrupt request**

## Precautions for Interrupts

---

### (5) Rewrite the interrupt control register

- To rewrite the interrupt control register, do so at a point when no interrupt request for that register can be generated. If there is possibility of the interrupt request to occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

#### Example 1

```
INT_SWITCH1:
  FCLR      I           ;Disable interrupts.
  AND.B     #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
  NOP
  NOP      ;Four NOP instructions are required when using HOLD function.
  FSET      I           ;Enable interrupts
```

#### Example 2

```
INT_SWITCH2:
  FCLR      I           ;Disable interrupts.
  AND.B     #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
  MOV.W    MEM, R0     ;Dummy read
  FSET      I           ;Enable interrupts
```

#### Example 3

```
INT_SWITCH3:
  PUSHC    FLG         ;Push Flag register onto stack
  FCLR      I           ;Disable interrupts.
  AND.B     #00h, 0055h ;Clear TA0IC int. priority level and int. request bit.
  POPC     FLG         ;Enable interrupts
```

The reason why two NOP instructions (four when using the HOLD function) or dummy read is inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

- When an instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions: AND, OR, BCLR, BSET

## Watchdog Timer

### Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. When XIN is selected as BCLK, bit 7 of the watchdog timer control register (address 000F<sub>16</sub>) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F<sub>16</sub>). Thus the watchdog timer's period can be calculated as given below. The watchdog timer's period is, however, subject to an error due to the prescaler.

#### With XIN chosen for BCLK

$$\text{Watchdog timer period} = \frac{\text{prescaler dividing ratio (16 or 128)} \times \text{watchdog timer count (32768)}}{\text{BCLK}}$$

#### With XCIN chosen for BCLK

$$\text{Watchdog timer period} = \frac{\text{prescaler dividing ratio (2)} \times \text{watchdog timer count (32768)}}{\text{BCLK}}$$

For example, suppose that BCLK runs at 16 MHz and that 16 has been chosen for the dividing ratio of the prescaler, then the watchdog timer's period becomes approximately 32.8 ms.

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E<sub>16</sub>) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E<sub>16</sub>). In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 1.12.1 shows the block diagram of the watchdog timer. Figure 1.12.2 shows the watchdog timer-related registers.




Figure 1.12.1. Block diagram of watchdog timer

## Watchdog Timer

### Watchdog Timer during Wait and Clock Stop Modes

The watchdog timer is supplied by the BCLK. If the BCLK stops, the watchdog timer stops also. When executing a WAIT instruction, the BCLK stops and watchdog timer operation is suspended. The same applies when entering Stop Mode (CM10 = "1"). Watchdog timer operation recommences when either mode is cancelled.





Figure 1.12.2. Watchdog timer control and start registers

## DMAC

### DMAC

This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, performing the cycle steal method. On this account, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16-bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 1.13.1 shows the block diagram of the DMAC. Table 1.13.1 shows the DMAC specifications. Figures 1.13.2 to 1.13.4 show the registers used by the DMAC.



**Figure 1.13.1. Block diagram of DMAC**

Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transfer request signal. But the DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level. The DMA transfer doesn't affect any interrupts either.

If the DMAC is active (the DMA enable bit is set to "1"), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the number of transfers. For details, see the description of the DMA request bit.


**DMAC**

**Table 1.13.1. DMAC specifications**

Item	Specification
No. of channels	2 (cycle steal method)
Transfer memory space	<ul style="list-style-type: none"> <li>From any address in the 1M bytes space to a fixed address</li> <li>From a fixed address to any address in the 1M bytes space</li> <li>From a fixed address to a fixed address</li> </ul> (Note that DMA related registers [0020 <sub>16</sub> to 003F <sub>16</sub> ] cannot be accessed)
Maximum No. of bytes transferred	128K bytes (with 16 bit transfers) or 64K bytes (with 8 bit transfers)
DMA request factors (Note)	Falling edge of $\overline{INT_0}$ or $\overline{INT_1}$ ( $\overline{INT_0}$ can be selected by DMA0, $\overline{INT_1}$ by DMA1) or both edge Timer A0 to timer A4 interrupt requests Timer B0 to timer B5 interrupt requests UART0 transmission and reception interrupt requests UART1 transmission and reception interrupt requests UART2 transmission and reception interrupt requests Serial I/O3 interrupt request A-D conversion interrupt requests Software triggers
Channel priority	DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneously
Transfer unit	8 bits or 16 bits
Transfer address direction	forward/fixed (forward direction cannot be specified for both source and destination simultaneously)
Transfer mode	<ul style="list-style-type: none"> <li>Single transfer mode After the transfer counter underflows, the DMA enable bit turns to "0", and the DMAC turns inactive</li> <li>Repeat transfer mode After the transfer counter underflows, the value of the transfer counter reload register is reloaded to the transfer counter. The DMAC remains active unless a "0" is written to the DMA enable bit.</li> </ul>
DMA interrupt request generation timing	When an underflow occurs in the transfer counter
Active	When the DMA enable bit is set to "1", the DMAC is active. When the DMAC is active, data transfer starts every time a DMA transfer request signal occurs.
Inactive	<ul style="list-style-type: none"> <li>When the DMA enable bit is set to "0", the DMAC is inactive.</li> <li>After the transfer counter underflows in single transfer mode.</li> </ul>
Reload timing for forward address pointer and transfer counter	At the time of starting data transfer immediately after turning the DMAC active, the value of one of source pointer and destination pointer - the one specified for the forward direction - is reloaded to the forward direction address pointer, and the value of the transfer counter reload register is reloaded to the transfer counter.
Writing to register	Registers specified for forward direction transfer are always write enabled. Registers specified for fixed address transfer are write-enabled when the DMA enable bit is "0".
Reading the register	Can be read at any time. However, when the DMA enable bit is "1", reading the register set up as the forward register is the same as reading the value of the forward address pointer.

Note: DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level.


**DMAC**



**Figure 1.13.2. DMAC register (1)**




**DMAC**



**Figure 1.13.3. DMAC register (2)**

**DMAC**



**Figure 1.13.4. DMAC register (3)**

## (1) Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also depends on the level of the BYTE pin. Also, the bus cycle itself is longer when software waits are inserted.

### (a) Effect of source and destination addresses

When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

### (b) Effect of BYTE pin level

When transferring 16-bit data over an 8-bit data bus (BYTE pin = "H") in memory expansion mode and microprocessor mode, the 16 bits of data are sent in two 8-bit blocks. Therefore, two bus cycles are required for reading the data and two are required for writing the data. Also, in contrast to when the CPU accesses internal memory, when the DMAC accesses internal memory (internal ROM, internal RAM, and SFR), these areas are accessed using the data size selected by the BYTE pin.

### (c) Effect of software wait


When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.

Figure 1.13.5 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle. For example (2) in Figure 1.13.5, if data is being transferred in 16-bit units on an 8-bit bus, two bus cycles are required for both the source read cycle and the destination write cycle.

**DMAC**


**(1) 8-bit transfers**

**16-bit transfers and the source address is even.**




**(2) 16-bit transfers and the source address is odd**

**Transferring 16-bit data on an 8-bit data bus (In this case, there are also two destination write cycles).**




**(3) One wait is inserted into the source read under the conditions in (1)**



**(4) One wait is inserted into the source read under the conditions in (2)**

**(When 16-bit data is transferred on an 8-bit data bus, there are two destination cycles).**



Note: The same timing changes occur with the respective conditions at the destination as at the source.

**Figure 1.13.5. Example of the transfer cycles for a source read**

## DMAC

### (2) DMAC transfer cycles

Any combination of even or odd transfer read and write addresses is possible. Table 1.13.2 shows the number of DMAC transfer cycles.

The number of DMAC transfer cycles can be calculated as follows:

$$\text{No. of transfer cycles per transfer unit} = \text{No. of read cycles} \times j + \text{No. of write cycles} \times k$$

**Table 1.13.2. No. of DMAC transfer cycles**

Transfer unit	Bus width	Access address	Single-chip mode		Memory expansion mode Microprocessor mode	
			No. of read cycles	No. of write cycles	No. of read cycles	No. of write cycles
8-bit transfers (DMBIT= "1")	16-bit (BYTE= "L")	Even	1	1	1	1
		Odd	1	1	1	1
	8-bit (BYTE = "H")	Even	—	—	1	1
		Odd	—	—	1	1
16-bit transfers (DMBIT= "0")	16-bit (BYTE = "L")	Even	1	1	1	1
		Odd	2	2	2	2
	8-bit (BYTE = "H")	Even	—	—	2	2
		Odd	—	—	2	2

#### Coefficient j, k

Internal memory			External memory		
InternalROM/RAM No wait	InternalROM/RAM With wait	SFR area	Separate bus No wait	Separate bus With wait	Multiplex bus
1	2	2	1	2	3

## DMA Enable Bit

Setting the DMA enable bit to "1" makes the DMAC active. The DMAC carries out the following operations at the time data transfer starts immediately after DMAC is turned active.

- (1) Reloads the value of the source pointer or the destination pointer - the one specified for the forward direction - to the forward direction address pointer.
- (2) Reloads the value of the transfer counter reload register to the transfer counter.

Thus overwriting "1" to the DMA enable bit with the DMAC being active carries out the operations described above, so the DMA operates again, beginning from the initial state instantly when "1" is overwritten to the DMA enable bit.

## DMA Request Bit

The DMAC can generate a DMA transfer request signal triggered by a factor chosen in advance out of DMA request factors for each channel.

DMA request factors include the following.

- Factors effected by using the interrupt request signals from the built-in peripheral functions and software DMA factors (internal factors) effected by a program.
- External factors effected by utilizing the input from external interrupt signals.

The DMA request factor is selected by the DMA request cause select bits (bit 0 to 3 at addresses 03B816 and 03BA16).

The DMA request bit turns to "1" if the DMA transfer request signal occurs regardless of the DMAC's state (Whether the DMA enable bit is set to "1" or "0"). It turns to "0" immediately before data transfer starts.

In addition, the DMA request bit can be set to "0" by use of a program, but cannot be set to "1".

There can be instances in which a change in DMA request cause select bits cause the DMA request bit to turn to "1". So be sure to set the DMA request bit to "0" after the DMA request cause select bits are changed.

The DMA request bit turns to "1" if a DMA transfer request signal occurs, and turns to "0" immediately before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the DMA request bit, if read by use of a program, turns out to be "0" in most cases. To examine whether the DMAC is active, read the DMA enable bit.

Here follows the timing of changes in the DMA request bit.

### (1) Internal factors

Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to "1" due to an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn to "1" due to several factors.

Turning the DMA request bit to "0" due to an internal factor is timed to be effected immediately before the transfer starts.

### (2) External factors

An external factor is caused to occur by the leading edge of input from the  $\overline{\text{INT}}_i$  pin (i depends on which DMAC channel is used).

Selecting the  $\overline{\text{INT}}_i$  pins as external factors using the DMA request cause select bits cause input from these pins to become the DMA transfer request signals.

The timing for the DMA request bit to turn to "1" when an external factor is selected, synchronizes with the signal's edge applicable to the function specified by the DMA request cause select bits (synchronizes with the trailing edge of the input signal to each  $\overline{\text{INT}}_i$  pin, for example).

With an external factor selected, the DMA request bit is timed to turn to "0" immediately before data transfer starts similarly to the state in which an internal factor is selected.

**(3) The priorities of channels and DMA transfer timing**

If a DMA transfer request signal falls on a single sampling cycle (a sampling cycle means one period from the leading edge to the trailing edge of BCLK), the DMA request bits of applicable channels concurrently turn to "1". If the channels are active at that moment, DMA0 is given a high priority to start data transfer. When DMA0 finishes data transfer, it gives the bus right to the CPU. When the CPU finishes single bus access, then DMA1 starts data transfer and gives the bus right to the CPU after transfer is finished. An example which shows DMA transfer is carried out in minimum cycles at the time when DMA transfer request signals due to external factors concurrently occur, is given below.

Figure 1.13.6 An example of DMA transfer effected by external factors.





Figure 1.13.6. An example of DMA transfer effected by external factors

## Timer

### Timer

There are eleven 16-bit timers. These timers can be classified by function into timers A (five) and timers B (six). All these timers function independently. Figures 1.14.1 and 1.14.2 show the block diagram of timers.



**Figure 1.14.1. Timer A block diagram**



Timer




Figure 1.14.2. Timer B block diagram

## Timer A

### Timer A

Figure 1.14.3 shows the block diagram of timer A. Figures 1.14.4 to 1.14.6 show the timer A-related registers. Except in event counter mode, timers A0 through A4 all have the same function. Use the timer Ai mode register (i = 0 to 4) bits 0 and 1 to choose the desired mode.

Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer over flow.
- One-shot timer mode: The timer stops counting when the count reaches "0000"<sub>16</sub>.
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.




Figure 1.14.3. Block diagram of timer A




Figure 1.14.4. Timer A-related registers (1)

Timer A




Figure 1.14.5. Timer A-related registers (2)

Timer A




Figure 1.14.6. Timer A-related registers (3)


Timer A

**(1) Timer mode**

In this mode, the timer counts an internally generated count source. (See Table 1.14.1.) Figure 1.14.7 shows the timer Ai mode register in timer mode.

**Table 1.14.1. Specifications of timer mode**

Item	Specification
Count source	f2, f8, f32, fc32
Count operation	<ul style="list-style-type: none"> <li>• Down count</li> <li>• When the timer underflows, it reloads the reload register contents before continuing counting</li> </ul>
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= "1")
Count stop condition	Count start flag is reset (= "0")
Interrupt request generation timing	When the timer underflows
TAiIN pin function	Programmable I/O port or gate input
TAiOUT pin function	Programmable I/O port or pulse output
Read from timer	Count value can be read out by reading timer Ai register
Write to timer	<ul style="list-style-type: none"> <li>• When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter</li> <li>• When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>
Select function	<ul style="list-style-type: none"> <li>• Gate function Counting can be started and stopped by the TAiIN pin's input signal</li> <li>• Pulse output function Each time the timer underflows, the TAiOUT pin's polarity is reversed</li> </ul>



**Figure 1.14.7. Timer Ai mode register in timer mode**

Timer A

**(2) Event counter mode**


In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0 and A1 can count a single-phase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external signal. Table 1.14.2 lists timer specifications when counting a single-phase external signal. Figure 1.14.8 shows the timer Ai mode register in event counter mode.

Table 1.14.2 lists timer specifications when counting a two-phase external signal. Figure 1.14.9 shows the timer Ai mode register in event counter mode.

**Table 1.14.2. Timer specifications in event counter mode (when not processing two-phase pulse signal)**

Item	Specification
Count source	<ul style="list-style-type: none"> <li>External signals input to TAIiN pin (effective edge can be selected by software)</li> <li>TB2 overflow, TAJ overflow</li> </ul>
Count operation	<ul style="list-style-type: none"> <li>Up count or down count can be selected by external signal or software</li> <li>When the timer overflows or underflows, it reloads the reload register contents before continuing counting (Note)</li> </ul>
Divide ratio	1/ (FFFF <sub>16</sub> - n + 1) for up count 1/ (n + 1) for down count                      n : Set value
Count start condition	Count start flag is set (= "1")
Count stop condition	Count start flag is reset (= "0")
Interrupt request generation timing	The timer overflows or underflows
TAiIN pin function	Programmable I/O port or count source input
TAiOUT pin function	Programmable I/O port, pulse output, or up/down count select input
Read from timer	Count value can be read out by reading timer Ai register
Write to timer	<ul style="list-style-type: none"> <li>When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter</li> <li>When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>
Select function	<ul style="list-style-type: none"> <li>Free-run count function Even when the timer overflows or underflows, the reload register content is not reloaded to it</li> <li>Pulse output function Each time the timer overflows or underflows, the TAIOUT pin's polarity is reversed</li> </ul>



Note: This does not apply when the free-run function is selected.



**Figure 1.14.8. Timer Ai mode register in event counter mode**

Timer A

**Table 1.14.3. Timer specifications in event counter mode (when processing two-phase pulse signal with timers A2, A3, and A4)**

Item	Specification
Count source	• Two-phase pulse signals input to TAIIN or TAIOUT pin
Count operation	• Up count or down count can be selected by two-phase pulse signal • When the timer overflows or underflows, the reload register content is reloaded and the timer starts over again (Note 1)
Divide ratio	1/ (FFFF <sub>16</sub> - n + 1) for up count 1/ (n + 1) for down count                      n : Set value
Count start condition	Count start flag is set (= "1")
Count stop condition	Count start flag is reset (= "0")
Interrupt request generation timing	Timer overflows or underflows
TAiIN pin function	Two-phase pulse input (Set the TAIIN pin correspondent port direction register to "0")
TAiOUT pin function	Two-phase pulse input (Set the TAIOUT pin correspondent port direction register to "0")
Read from timer	Count value can be read out by reading timer A2, A3, or A4 register
Write to timer	• When counting stopped When a value is written to timer A2, A3, or A4 register, it is written to both reload register and counter • When counting in progress When a value is written to timer A2, A3, or A4 register, it is written to only reload register. (Transferred to counter at next reload time.)
Select function (Note 2)	<p>• Normal processing operation (timer A2 and timer A3)                      The timer counts up rising edges or counts down falling edges on the TAIIN pin when input signal on the TAIOUT pin is "H".</p>  <p>• Multiply-by-4 processing operation (timer A3 and timer A4)                      If the phase relationship is such that the TAIIN pin goes "H" when the input signal on the TAIOUT pin is "H", the timer counts up rising and falling edges on the TAIOUT and TAIIN pins. If the phase relationship is such that the TAIIN pin goes "L" when the input signal on the TAIOUT pin is "H", the timer counts down rising and falling edges on the TAIOUT and TAIIN pins.</p> 

Note 1: This does not apply when the free-run function is selected.

Note 2: Timer A3 can be selected. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.

Timer A




Figure 1.14.9. Timer Ai mode register in event counter mode




Timer A

**(3) One-shot timer mode**

In this mode, the timer operates only once. (See Table 1.14.4.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 1.14.10 shows the timer Ai mode register in one-shot timer mode.

**Table 1.14.4. Timer specifications in one-shot timer mode**

Item	Specification
Count source	f2, f8, f32, fc32
Count operation	<ul style="list-style-type: none"> <li>The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator)</li> <li>The timer reloads a new count at a rising edge of PWM pulse and continues counting</li> <li>The timer is not affected by a trigger that occurs when counting</li> </ul>
16-bit PWM	<ul style="list-style-type: none"> <li>High level width <math>n / f_i</math> <math>n</math>: Set value</li> <li>Cycle time <math>(2^{16}-1) / f_i</math> fixed</li> </ul>
8-bit PWM	<ul style="list-style-type: none"> <li>High level width <math>n \times (m+1) / f_i</math> <math>n</math>: values set to timer Ai register's high-order address</li> <li>Cycle time <math>(2^8-1) \times (m+1) / f_i</math> <math>m</math>: values set to timer Ai register's low-order address</li> </ul>
Count start condition	<ul style="list-style-type: none"> <li>External trigger is input</li> <li>The timer overflows</li> <li>The count start flag is set (= "1")</li> </ul>
Count stop condition	<ul style="list-style-type: none"> <li>The count start flag is reset (= "0")</li> </ul>
Interrupt request generation timing	PWM pulse goes "L"
TAiIN pin function	Programmable I/O port or trigger input
TAiOUT pin function	Pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	<ul style="list-style-type: none"> <li>When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter</li> <li>When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>



**Figure 1.14.10. Timer Ai mode register in one-shot timer mode**


Timer A

**(4) Pulse width modulation (PWM) mode**

In this mode, the timer outputs pulses of a given width in succession. (See Table 1.14.5.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 1.14.11 shows the timer Ai mode register in pulse width modulation mode. Figure 1.14.12 shows the example of how a 16-bit pulse width modulator operates. Figure 1.14.13 shows the example of how an 8-bit pulse width modulator operates.

**Table 1.14.5. Timer specifications in pulse width modulation mode**

Item	Specification
Count source	f <sub>2</sub> , f <sub>8</sub> , f <sub>32</sub> , f <sub>C32</sub>
Count operation	<ul style="list-style-type: none"> <li>The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator)</li> <li>The timer reloads a new count at a rising edge of PWM pulse and continues counting</li> <li>The timer is not affected by a trigger that occurs when counting</li> </ul>
16-bit PWM	<ul style="list-style-type: none"> <li>High level width <math>n / f_i</math> n : Set value</li> <li>Cycle time <math>(2^{16}-1) / f_i</math> fixed</li> </ul>
8-bit PWM	<ul style="list-style-type: none"> <li>High level width <math>n \times (m+1) / f_i</math> n : values set to timer Ai register's high-order address</li> <li>Cycle time <math>(2^8-1) \times (m+1) / f_i</math> m : values set to timer Ai register's low-order address</li> </ul>
Count start condition	<ul style="list-style-type: none"> <li>External trigger is input</li> <li>The timer overflows</li> <li>The count start flag is set (= "1")</li> </ul>
Count stop condition	<ul style="list-style-type: none"> <li>The count start flag is reset (= "0")</li> </ul>
Interrupt request generation timing	PWM pulse goes "L"
TAiIN pin function	Programmable I/O port or trigger input
TAiOUT pin function	Pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	<ul style="list-style-type: none"> <li>When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter</li> <li>When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>



**Figure 1.14.11. Timer Ai mode register in pulse width modulation mode**

Timer A




Figure 1.14.12. Example of how a 16-bit pulse width modulator operates




Figure 1.14.13. Example of how an 8-bit pulse width modulator operates

## Timer B

### Timer B

Figure 1.14.14 shows the block diagram of timer B. Figures 1.14.15 and 1.14.16 show the timer B-related registers. Use the timer Bi mode register (i = 0 to 5) bits 0 and 1 to choose the desired mode.

Timer B has three operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.




Figure 1.14.14. Block diagram of timer B





Figure 1.14.15. Timer B-related registers (1)

**Timer B**



**Figure 1.14.16. Timer B-related registers (2)**


## Timer B

### (1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.14.6.) Figure 1.14.17 shows the timer Bi mode register in timer mode.

**Table 1.14.6. Timer specifications in timer mode**

Item	Specification
Count source	f2, f8, f32, fc32
Count operation	<ul style="list-style-type: none"> <li>Counts down</li> <li>When the timer underflows, it reloads the reload register contents before continuing counting</li> </ul>
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= "1")
Count stop condition	Count start flag is reset (= "0")
Interrupt request generation timing	The timer underflows
TBiIN pin function	Programmable I/O port
Read from timer	Count value is read out by reading timer Bi register
Write to timer	<ul style="list-style-type: none"> <li>When counting stopped When a value is written to timer Bi register, it is written to both reload register and counter</li> <li>When counting in progress When a value is written to timer Bi register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>



**Figure 1.14.17. Timer Bi mode register in timer mode**


Timer B

**(2) Event counter mode**

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 1.14.7.)  
 Figure 1.14.18 shows the timer Bi mode register in event counter mode.

**Table 1.14.7. Timer specifications in event counter mode**

Item	Specification
Count source	<ul style="list-style-type: none"> <li>External signals input to TBiIN pin</li> <li>Effective edge of count source can be a rising edge, a falling edge, or falling and rising edges as selected by software</li> </ul>
Count operation	<ul style="list-style-type: none"> <li>Counts down</li> <li>When the timer underflows, it reloads the reload register contents before continuing counting</li> </ul>
Divide ratio	1/(n+1)      n : Set value
Count start condition	Count start flag is set (= "1")
Count stop condition	Count start flag is reset (= "0")
Interrupt request generation timing	The timer underflows
TBiIN pin function	Count source input
Read from timer	Count value can be read out by reading timer Bi register
Write to timer	<ul style="list-style-type: none"> <li>When counting stopped When a value is written to timer Bi register, it is written to both reload register and counter</li> <li>When counting in progress When a value is written to timer Bi register, it is written to only reload register (Transferred to counter at next reload time)</li> </ul>



**Figure 1.14.18. Timer Bi mode register in event counter mode**

Timer B


**(3) Pulse period/pulse width measurement mode**

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 1.14.8.) Figure 1.14.19 shows the timer Bi mode register in pulse period/pulse width measurement mode. Figure 1.14.20 shows the operation timing when measuring a pulse period. Figure 1.14.21 shows the operation timing when measuring a pulse width.

**Table 1.14.8. Timer specifications in pulse period/pulse width measurement mode**

Item	Specification
Count source	f2, f8, f32, fc32
Count operation	<ul style="list-style-type: none"> <li>• Up count</li> <li>• Counter value "0000<sub>16</sub>" is transferred to reload register at measurement pulse's effective edge and the timer continues counting</li> </ul>
Count start condition	Count start flag is set (= "1")
Count stop condition	Count start flag is reset (= "0")
Interrupt request generation timing	<ul style="list-style-type: none"> <li>• When measurement pulse's effective edge is input (Note 1)</li> <li>• When an overflow occurs. (Simultaneously, the timer Bi overflow flag changes to "1". The timer Bi overflow flag changes to "0" when the count start flag is "1" and a value is written to the timer Bi mode register.)</li> </ul>
TBiIN pin function	Measurement pulse input
Read from timer	When timer Bi register is read, it indicates the reload register's content (measurement result) (Note 2)
Write to timer	Cannot be written to


Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting.  
 Note 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer.




**Figure 1.14.19. Timer Bi mode register in pulse period/pulse width measurement mode**



**Timer B**



**Figure 1.14.20. Operation timing when measuring a pulse period**



**Figure 1.14.21. Operation timing when measuring a pulse width**

## Timer's Functions for Three-Phase Motor Control

### Timer's Functions for Three-Phase Motor Control

Use of more than one built-in timer A and timer B provides the means of outputting three-phase motor driving waveforms.

Figures 1.15.1 through 1.15.3 show registers related to timers for three-phase motor control.




Figure 1.15.1. Registers related to timers for three-phase motor control

## Timer's Functions for Three-Phase Motor Control





Figure 1.15.2. Registers related to timers for three-phase motor control

**Timer's Functions for Three-Phase Motor Control**



**Figure 1.15.3. Registers related to timers for three-phase motor control**

## Timer's Functions for Three-Phase Motor Control

### Three-Phase Motor Driving Waveform Output Mode (three-phase PWM output mode)

Setting "1" in the mode select bit (bit 2 at address 01C8<sub>16</sub>) shown in Figure 1.15.1 - causes three-phase PWM output mode that uses four timers A1, A2, A4, and B2 to be selected. As shown in Figure 1.15.4, set timers A1, A2, and A4 in one-shot timer mode, set the trigger in timer B2, and set timer B2 in timer mode using the respective timer mode registers.




Figure 1.15.4. Timer mode registers in three-phase waveform mode

## Timer's Functions for Three-Phase Motor Control

---

Figure 1.15.5 shows the block diagram for three-phase PWM output mode. In three-phase PWM output mode, the positive-phase PWM output (U phase, V phase, and W phase) and negative waveforms ( $\bar{U}$  phase,  $\bar{V}$  phase, and  $\bar{W}$  phase), six waveforms in total, are output from P80, P81, P72, P73, P74, and P75 as active on the "L" level. Of the timers used in this mode, timer A4 controls the U phase and  $\bar{U}$  phase, timer A1 controls the V phase and  $\bar{V}$  phase, and timer A2 controls the W phase and  $\bar{W}$  phase respectively; timer B2 controls the periods of one-shot pulse output from timers A4, A1, and A2.

In outputting a waveform, dead time can be set so as to cause the "L" level of the positive waveform output (U phase, V phase, and W phase) not to lap over the "L" level of the negative waveform output ( $\bar{U}$  phase,  $\bar{V}$  phase, and  $\bar{W}$  phase).

To set short circuit time, use three 8-bit timers sharing the reload register for setting dead time. A value from 1 through 255 can be set as the count of the timer for setting dead time. The timer for setting dead time works as a one-shot timer. If a value is written to the dead timer (address 01CC16), the value is written to the reload register shared by the three timers for setting dead time.

Any of the timers for setting dead time takes the value of the reload register into its counter, if a start trigger comes from its corresponding timer, and performs a down count in line with the clock source selected by the dead time timer count source select bit (bit 2 at address 01C916). The timer can receive another trigger again before the workings due to the previous trigger are completed. In this instance, the timer performs a down count from the reload register's content after its transfer, provoked by the trigger, to the timer for setting dead time.

Since the timer for setting dead time works as a one-shot timer, it starts outputting pulses if a trigger comes; it stops outputting pulses as soon as its content becomes 0016, and waits for the next trigger to come.

The positive waveforms (U phase, V phase, and W phase) and the negative waveforms ( $\bar{U}$  phase,  $\bar{V}$  phase, and  $\bar{W}$  phase) in three-phase PWM output mode are output from respective ports by means of setting "1" in the output control bit (bit 3 at address 01C816). Setting "0" in this bit causes the ports to be the state of set by port direction register. This bit can be set to "0" not only by use of the applicable instruction, but by entering a falling edge in the  $\overline{\text{NMI}}$  terminal or by resetting. Also, if "1" is set in the positive and negative phases concurrent "L" output disable function enable bit (bit4 at address 01C816) causes one of the pairs of U phase and  $\bar{U}$  phase, V phase and  $\bar{V}$  phase, and W phase and  $\bar{W}$  phase concurrently go to "L", as a result, the output control bit become the state of set by port direction register.

**Timer's Functions for Three-Phase Motor Control**




Diagram for switching to P80, P81, and to P72 - P75 is not shown.

**Figure 1.15.5. Block diagram for three-phase waveform mode**

## Timer's Functions for Three-Phase Motor Control

### Triangular Wave Modulation

To generate a PWM waveform of triangular wave modulation, set "0" in the modulation mode select bit (bit 6 at address 01C816). Also, set "1" in the timers A4-1, A1-1, A2-1 control bit (bit 1 at address 01C916). In this mode, each of timers A4, A1, and A2 has two timer registers, and alternately reloads the timer register's content to the counter every time timer B2 counter's content becomes 0000<sub>16</sub>. If "0" is set to the effective interrupt output specification bit (bit 1 at address 01C816), the frequency of interrupt requests that occur every time the timer B2 counter's value becomes 0000<sub>16</sub> can be set by use of the timer B2 counter (address 01CD16) for setting the frequency of interrupt occurrences. The frequency of occurrences is given by a set value ( $\neq 0$ ).

Setting "1" in the effective interrupt output specification bit (bit 1 at address 01C816) provides the means to choose which value of the timer A1 reload control signal to use, "0" or "1", to cause timer B2's interrupt request to occur. To make this selection, use the effective interrupt output polarity selection bit (bit 0 at address 01C816).

An example of U phase waveform is shown in Figure 1.15.6, and the description of waveform output workings is given below. Set "1" in DU0 bit (bit 0 at address 01CA16). And set "0" in DUB0 bit (bit 1 at address 01CA16). In addition, set "0" in DU1 bit (bit 0 at address 01CB16) and set "1" in DUB1 bit (bit 1 at address 01CB16). Also, set "0" in the effective interrupt output specification bit (bit 1 at address 01C816) to set a value in the timer B2 interrupt occurrence frequency set counter. By this setting, a timer B2 interrupt occurs when the timer B2 counter's content becomes 0000<sub>16</sub> as many as (setting) times. Furthermore, set "1" in the effective interrupt output specification bit (bit 1 at address 01C816), set "0" in the effective interrupt output polarity select bit (bit 0 at address 01C816) and set "1" in the interrupt occurrence frequency set counter (address 01CD16). These settings cause a timer B2 interrupt to occur every other interval when the U phase output goes to "H".

When the timer B2 counter's content becomes 0000<sub>16</sub>, timer A4 starts outputting one-shot pulses. In this instance, the content of DU1 bit (bit 0 at address 01CB16) and that of DU0 bit (bit 0 at address 01CA16) are set in the three-phase output shift register (U phase), the content of DUB1 bit (bit 1 at address 01CB16) and that of DUB0 bit (bit 1 at address 01CA16) are set in the three-phase output shift register ( $\bar{U}$  phase). After triangular wave modulation mode is selected, however, no setting is made in the shift register even though the timer B2 counter's content becomes 0000<sub>16</sub>.

The value of DU0 bit and that of DUB0 bit are output to the U terminal (P80) and to the  $\bar{U}$  terminal (P81) respectively. When the timer A4 counter counts the value written to timer A4 (addresses 038F<sub>16</sub> and 038E<sub>16</sub>) and when timer A4 finishes outputting one-shot pulses, the three-phase shift register's content is shifted one position, and the value of DU1 bit and that of DUB1 bit are output to the U phase output signal and to  $\bar{U}$  phase output signal respectively. At the this time, one-shot pulses are output from the timer for setting dead time used for setting the time over which the "L" level of the U phase waveform doesn't lap over the "L" level of the  $\bar{U}$  phase waveform, which has the opposite phase of the former. The U phase waveform output that started from the "H" level keeps its level until the timer for setting dead time finishes outputting one-shot pulses even though the three-phase output shift register's content changes from "1" to "0" by the effect of the one-shot pulses. When the timer for setting dead time finishes outputting one-shot pulses, "0" already shifted in the three-phase shift register goes effective, and the U phase waveform changes to the "L" level. When the timer B2 counter's content becomes 0000<sub>16</sub>, the timer A4 counter starts counting the value written to timer A4-1 (addresses 01C1<sub>16</sub> and 01C0<sub>16</sub>), and starts outputting one-shot pulses. When timer A4 finishes outputting one-shot pulses, the three-phase shift register's content is shifted one position, but if the three-phase output shift register's content changes from "0" to "1" as a result of the shift, the output level changes from "L" to "H" without waiting for the timer for setting dead time to finish outputting one-shot



## Timer's Functions for Three-Phase Motor Control

pulses. A U phase waveform is generated by these workings repeatedly. With the exception that the three-phase output shift register on the  $\bar{U}$  phase side is used, the workings in generating a  $\bar{U}$  phase waveform, which has the opposite phase of the U phase waveform, are the same as in generating a U phase waveform. In this way, a waveform can be picked up from the applicable terminal in a manner in which the "L" level of the U phase waveform doesn't lap over that of the  $\bar{U}$  phase waveform, which has the opposite phase of the U phase waveform. The width of the "L" level too can be adjusted by varying the values of timer B2, timer A4, and timer A4-1. In dealing with the V and W phases, and  $\bar{V}$  and  $\bar{W}$  phases, the latter are of opposite phase of the former, have the corresponding timers work similarly to dealing with the U and  $\bar{U}$  phases to generate an intended waveform.





Figure 1.15.6. Timing chart of operation (1)

## Timer's Functions for Three-Phase Motor Control

Assigning certain values to DU0 bit (bit 0 at address 01CA16) and DUB0 bit (bit 1 at address 01CA16), and to DU1 bit (bit 0 at address 01CB16) and DUB1 bit (bit 1 at address 01CB16) allows the user to output the waveforms as shown in the Figure 1.15.7, that is, to output the U phase alone, to fix  $\bar{U}$  phase to "H", to fix the U phase to "H", or to output the  $\bar{U}$  phase alone.



**Figure 1.15.7. Timing chart of operation (2)**

## Timer's Functions for Three-Phase Motor Control

---

### Sawtooth Modulation

To generate a PWM waveform of sawtooth wave modulation, set "1" in the modulation mode select bit (bit 6 at address 01C8<sub>16</sub>). Also, set "0" in the timers A1-1, A2-1, A4-1 control bit (bit 1 at address 01C9<sub>16</sub>). In this mode, the timer registers of timers A4, A1, and of A2 comprise conventional timers A4, A1, and A2 alone, and reload the corresponding timer register's content to the counter every time the timer B2 counter's content becomes 0000<sub>16</sub>. The effective interrupt output specification bit (bit 1 at address 01C8<sub>16</sub>) and the effective interrupt output polarity selection bit (bit 0 at address 01C8<sub>16</sub>) turn nullified.

An example of U phase waveform is shown in Figure 1.15.8, and the description of waveform output workings is given below. Set "1" in DU0 bit (bit 0 at address 01CA<sub>16</sub>) and set "0" in DUB0 bit (bit 1 at address 01CA<sub>16</sub>). In addition, set "0" in DU1 bit (bit 0 at address 01CA<sub>16</sub>) and set "1" in DUB1 bit (bit 1 at address 01CA<sub>16</sub>).

When the timer B2 counter's content becomes 0000<sub>16</sub>, timer B2 generates an interrupt, and timer A4 starts outputting one-shot pulses at the same time. In this instance, the contents of the three-phase buffer registers DU1 bit and DU0 bit are set in the three-phase output shift register (U phase), and the contents of DUB1 bit and DUB0 bit are set in the three-phase output register (U phase). After this, the three-phase buffer register's content is set in the three-phase shift register every time the timer B2 counter's content becomes 0000<sub>16</sub>.

The value of DU0 bit and that of DUB0 bit are output to the U terminal (P8<sub>0</sub>) and to the  $\bar{U}$  terminal (P8<sub>1</sub>) respectively. When the timer A4 counter counts the value written to timer A4 (addresses 038F<sub>16</sub> and 038E<sub>16</sub>) and when timer A4 finishes outputting one-shot pulses, the three-phase output shift register's content is shifted one position, and the value of DU1 bit and that of DUB1 bit are output to the U phase output signal and to the  $\bar{U}$  output signal respectively. At this time, one-shot pulses are output from the timer for setting dead time used for setting the time over which the "L" level of the U phase waveform doesn't lap over the "L" level of the  $\bar{U}$  phase waveform, which has the opposite phase of the former. The U phase waveform output that started from the "H" level keeps its level until the timer for setting dead time finishes outputting one-shot pulses even though the three-phase output shift register's content changes from "1" to "0" by the effect of the one-shot pulses. When the timer for setting dead time finishes outputting one-shot pulses, 0 already shifted in the three-phase shift register goes effective, and the U phase waveform changes to the "L" level. When the timer B2 counter's content becomes 0000<sub>16</sub>, the contents of the three-phase buffer registers DU1 bit and DU0 bit are set in the three-phase shift register (U phase), and the contents of DUB1 bit and DUB0 bit are set in the three-phase shift register ( $\bar{U}$  phase) again.

A U phase waveform is generated by these workings repeatedly. With the exception that the three-phase output shift register on the  $\bar{U}$  phase side is used, the workings in generating a  $\bar{U}$  phase waveform, which has the opposite phase of the U phase waveform, are the same as in generating a U phase waveform. In this way, a waveform can be picked up from the applicable terminal in a manner in which the "L" level of the U phase waveform doesn't lap over that of the  $\bar{U}$  phase waveform, which has the opposite phase of the U phase waveform. The width of the "L" level too can be adjusted by varying the values of timer B2 and timer A4. In dealing with the V and W phases, and  $\bar{V}$  and  $\bar{W}$  phases, the latter are of opposite phase of the former, have the corresponding timers work similarly to dealing with the U and  $\bar{U}$  phases to generate an intended waveform.

Setting "1" both in DUB0 bit and DUB1 bit provides a means to output the U phase alone and to fix the  $\bar{U}$  phase output to "H" as shown in Figure 1.15.9.

Timer's Functions for Three-Phase Motor Control




Figure 1.15.8. Timing chart of operation (3)

Timer's Functions for Three-Phase Motor Control




Figure 1.15.9. Timing chart of operation (4)

## Serial I/O

### Serial I/O

Serial I/O is configured as four channels: UART0, UART1, UART2 and S I/O3.

### UART0 to 2

UART0, UART1 and UART2 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 1.16.1 shows the block diagram of UART0, UART1 and UART2. Figures 1.16.2 and 1.16.3 show the block diagram of the transmit/receive unit.

UARTi (i = 0 to 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A0<sub>16</sub>, 03A8<sub>16</sub> and 01F8<sub>16</sub>) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UART0, UART1 and UART2 have almost the same functions.

UART2, in particular, is used for the SIM (Subscriber Identity Module) interface with some extra settings added in clock-asynchronous serial I/O mode (Note). It also has the bus collision detection function that generates an interrupt request if the TxD pin and the RxD pin are different in level.

Table 1.16.1 shows the comparison of functions of UART0 through UART2, and Figures 1.16.4 through 1.16.8 show the registers related to UARTi.

**Table 1.16.1. Comparison of functions of UART0 through UART2**

Function	UART0	UART1	UART2
CLK polarity selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 1)
LSB first / MSB first selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 2)
Continuous receive mode selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 1)
Transfer clock output from multiple pins selection	Impossible	Possible (Note 1)	Impossible
Separate $\overline{\text{CTS}}/\overline{\text{RTS}}$ pins	Possible	Impossible	Impossible
Serial data logic switch	Impossible	Impossible	Possible (Note 4)
Sleep mode selection	Possible (Note 3)	Possible (Note 3)	Impossible
TxD, RxD I/O polarity switch	Impossible	Impossible	Possible
TxD port output format	N-channel open-drain /CMOS output (Note 5)	N-channel open-drain /CMOS output (Note 5)	N-channel open-drain /CMOS output (Note 5)
Parity error signal output	Impossible	Impossible	Possible (Note 4)
Bus collision detection	Impossible	Impossible	Possible (Note 6)

Note 1: Only when clock synchronous serial I/O mode.

Note 2: Only when clock synchronous serial I/O mode and 8-bit UART mode.

Note 3: Only when UART mode.

Note 4: Using for SIM interface.

Note 5: When selecting N-channel open-drain output, connect via pull-up resistor to VCC outside.

Note 6: Generally, it use in case of IE bus-emulation.

Serial I/O




Figure 1.16.1. Block diagram of UARTi (i = 0 to 2)

Serial I/O




Figure 1.16.2. Block diagram of UARTi (i = 0, 1) transmit/receive unit



Serial I/O




Figure 1.16.3. Block diagram of UART2 transmit/receive unit

Serial I/O




Figure 1.16.4. Serial I/O-related registers (1)

Serial I/O




Figure 1.16.5. Serial I/O-related registers (2)

Serial I/O




Figure 1.16.6. Serial I/O-related registers (3)

Serial I/O




Figure 1.16.7. Serial I/O-related registers (4)

Serial I/O




Figure 1.16.8. Serial I/O-related registers (5)

## Clock Synchronous Serial I/O Mode

### (1) Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 1.16.2 and 1.16.3 list the specifications of the clock synchronous serial I/O mode. Figure 1.16.9 shows the UART<sub>i</sub> transmit/receive mode register.

**Table 1.16.2. Specifications of clock synchronous serial I/O mode (1)**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>Transfer data length: 8 bits</li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>When internal clock is selected (bit 3 at addresses 03A0<sub>16</sub>, 03A8<sub>16</sub>, 01F8<sub>16</sub> = "0") : <math>f_{jSIO2} / 2^{(n+1)}</math> (Note 1) <math>j = 2, 8, 32</math></li> <li>When external clock is selected (bit 3 at addresses 03A0<sub>16</sub>, 03A8<sub>16</sub>, 01F8<sub>16</sub> = "1") : Input from CLK<sub>i</sub> pin</li> </ul>
Transmission/reception control	<ul style="list-style-type: none"> <li><math>\overline{CTS}</math> function/<math>\overline{RTS}</math> function/<math>\overline{CTS}</math>, <math>\overline{RTS}</math> function chosen to be invalid</li> </ul>
Transmission start condition	<ul style="list-style-type: none"> <li>To start transmission, the following requirements must be met:               <ul style="list-style-type: none"> <li>Transmit enable bit (bit 0 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "1"</li> <li>Transmit buffer empty flag (bit 1 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "0"</li> <li>When <math>\overline{CTS}</math> function selected, <math>\overline{CTS}</math> input level = "L"</li> </ul> </li> <li>Furthermore, if external clock is selected, the following requirements must also be met:               <ul style="list-style-type: none"> <li>CLK<sub>i</sub> polarity select bit (bit 6 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) = "0": CLK<sub>i</sub> input level = "H"</li> <li>CLK<sub>i</sub> polarity select bit (bit 6 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) = "1": CLK<sub>i</sub> input level = "L"</li> </ul> </li> </ul>
Reception start condition	<ul style="list-style-type: none"> <li>To start reception, the following requirements must be met:               <ul style="list-style-type: none"> <li>Receive enable bit (bit 2 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "1"</li> <li>Transmit enable bit (bit 0 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "1"</li> <li>Transmit buffer empty flag (bit 1 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "0"</li> </ul> </li> <li>Furthermore, if external clock is selected, the following requirements must also be met:               <ul style="list-style-type: none"> <li>CLK<sub>i</sub> polarity select bit (bit 6 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) = "0": CLK<sub>i</sub> input level = "H"</li> <li>CLK<sub>i</sub> polarity select bit (bit 6 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) = "1": CLK<sub>i</sub> input level = "L"</li> </ul> </li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>When transmitting               <ul style="list-style-type: none"> <li>Transmit interrupt cause select bit (bits 0, 1 at address 03B0<sub>16</sub>, bit 4 at address 01FD<sub>16</sub>) = "0": Interrupts requested when data transfer from UART<sub>i</sub> transfer buffer register to UART<sub>i</sub> transmit register is completed</li> <li>Transmit interrupt cause select bit (bits 0, 1 at address 03B0<sub>16</sub>, bit 4 at address 01FD<sub>16</sub>) = "1": Interrupts requested when data transmission from UART<sub>i</sub> transfer register is completed</li> </ul> </li> <li>When receiving               <ul style="list-style-type: none"> <li>Interrupts requested when data transfer from UART<sub>i</sub> receive register to UART<sub>i</sub> receive buffer register is completed</li> </ul> </li> </ul>
Error detection	<ul style="list-style-type: none"> <li>Overrun error (Note 2)                This error occurs when the next data is ready before contents of UART<sub>i</sub> receive buffer register are read out</li> </ul>

Note 1: "n" denotes the value 00<sub>16</sub> to FF<sub>16</sub> that is set to the UART bit rate generator.

Note 2: If an overrun error occurs, the UART<sub>i</sub> receive buffer will have the next data written in. Note also that the UART<sub>i</sub> receive interrupt request bit is not set to "1".

## Clock Synchronous Serial I/O Mode

**Table 1.16.3. Specifications of clock synchronous serial I/O mode (2)**

Item	Specification
Select function	<ul style="list-style-type: none"> <li>• CLK polarity selection Whether transmit data is output/input timing at the rising edge or falling edge of the transfer clock can be selected</li> <li>• LSB first/MSB first selection Whether transmission/reception begins with bit 0 or bit 7 can be selected</li> <li>• Continuous receive mode selection Reception is enabled simultaneously by a read from the receive buffer register</li> <li>• Transfer clock output from multiple pins selection (UART1) (Note) UART1 transfer clock can be chosen by software to be output from one of the two pins set</li> <li>• Separate <math>\overline{\text{CTS}}</math>/<math>\overline{\text{RTS}}</math> pins (UART0) (Note) UART0 <math>\overline{\text{CTS}}</math> and <math>\overline{\text{RTS}}</math> pins each can be assigned to separate pins</li> <li>• Switching serial data logic (UART2) Whether to reverse data in writing to the transmission buffer register or reading the reception buffer register can be selected</li> <li>• TxD, RxD I/O polarity reverse (UART2) This function is reversing TxD port output and RxD port input. All I/O data level is reversed</li> </ul>

Note: The transfer clock output from multiple pins and the separate  $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$  pins functions cannot be selected simultaneously.



## Clock Synchronous Serial I/O Mode




Figure 1.16.9. UARTi transmit/receive mode register in clock synchronous serial I/O mode

## Clock Synchronous Serial I/O Mode

Table 1.16.4 lists the functions of the input/output pins during clock synchronous serial I/O mode. This table shows the pin functions when the transfer clock output from multiple pins and the separate  $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$  pins functions are not selected. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

**Table 1.16.4. Input/output pin functions in clock synchronous serial I/O mode**

(when transfer clock output from multiple pins and separate  $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$  pins functions are not selected)

Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16) = "0" (Can be used as an input port when performing transmission only)
CLKi (P61, P65, P72)	Transfer clock output	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 01F816) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 01F816) = "1" Port P61, P65 and P72 direction register (bits 1 and 5 at address 03EE16, bit 2 at address 03EF16) = "0"
$\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ i (P60, P64, P73)	$\overline{\text{CTS}}$ input	$\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "0" $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 01FC16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	$\overline{\text{RTS}}$ output	$\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "0" $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ function select bit (bit 2 at address 03A416, 03AC16, 01FC16) = "1"
	Programmable I/O port	$\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "1"

## Clock Synchronous Serial I/O Mode





Figure 1.16.10. Typical transmit/receive timings in clock synchronous serial I/O mode

## Clock Synchronous Serial I/O Mode

### (a) Polarity select function


As shown in Figure 1.16.11, the CLK polarity select bit (bit 6 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) allows selection of the polarity of the transfer clock.



**Figure 1.16.11. Polarity of transfer clock**

### (b) LSB first/MSB first select function

As shown in Figure 1.16.12, when the transfer format select bit (bit 7 at addresses 03A4<sub>16</sub>, 03AC<sub>16</sub>, 01FC<sub>16</sub>) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".




**Figure 1.16.12. Transfer format**

## Clock Synchronous Serial I/O Mode

### (c) Transfer clock output from multiple pins function (UART1)

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B0<sub>16</sub>). (See Figure 1.16.13.) The multiple pins function is valid only when the internal clock is selected for UART1. Note that when this function is selected, UART1  $\overline{\text{CTS}}/\overline{\text{RTS}}$  function cannot be used.



**Figure 1.16.13. The transfer clock output from the multiple pins function usage**

### (d) Continuous receive mode


If the continuous receive mode enable bit (bits 2 and 3 at address 03B0<sub>16</sub>, bit 5 at address 01FD<sub>16</sub>) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

### (e) Separate $\overline{\text{CTS}}/\overline{\text{RTS}}$ pins function (UART0)

This function works the same way as in the clock asynchronous serial I/O (UART) mode. The method of setting and the input/output pin functions are both the same, so refer to select function in the next section, "(2) Clock asynchronous serial I/O (UART) mode". Note that this function is invalid if the transfer clock output from the multiple pins function is selected.

### (f) Serial data logic switch function (UART2)

When the data logic select bit (bit6 at address 01FD<sub>16</sub>) = "1", and writing to transmit buffer register or reading from receive buffer register, data is reversed. Figure 1.16.14 shows the example of serial data logic switch timing.



**Figure 1.16.14. Serial data logic switch timing**

## Clock Asynchronous Serial I/O (UART) Mode

### (2) Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 1.16.5 and 1.16.6 list the specifications of the UART mode. Figure 1.16.15 shows the UARTi transmit/receive mode register.

**Table 1.16.5. Specifications of UART mode (1)**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>• Start bit: 1 bit</li> <li>• Parity bit: Odd, even, or nothing as selected</li> <li>• Stop bit: 1 bit or 2 bits as selected</li> <li>• Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected</li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>• When internal clock is selected (bit 3 at addresses 03A0<sub>16</sub>, 03A8<sub>16</sub>, 01F8<sub>16</sub>="0") : <math>f_{jSIO2/16(n+1)}</math> (Note 1) <math>j = 2, 8, 32</math></li> <li>• When external clock is selected (bit 3 at addresses 03A0<sub>16</sub>, 03A8<sub>16</sub>, 01F8<sub>16</sub>="1") : <math>f_{EXT/16(n+1)}</math>(Note 1) (Note 2)</li> </ul>
Transmission/reception control	<ul style="list-style-type: none"> <li>• <math>\overline{CTS}</math> function/<math>\overline{RTS}</math> function/<math>\overline{CTS}</math>, <math>\overline{RTS}</math> function chosen to be invalid</li> </ul>
Transmission start condition	<ul style="list-style-type: none"> <li>• To start transmission, the following requirements must be met:               <ul style="list-style-type: none"> <li>- Transmit enable bit (bit 0 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "1"</li> <li>- Transmit buffer empty flag (bit 1 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "0"</li> <li>- When <math>\overline{CTS}</math> function selected, <math>\overline{CTS}</math> input level = "L"</li> </ul> </li> </ul>
Reception start condition	<ul style="list-style-type: none"> <li>• To start reception, the following requirements must be met:               <ul style="list-style-type: none"> <li>- Receive enable bit (bit 2 at addresses 03A5<sub>16</sub>, 03AD<sub>16</sub>, 01FD<sub>16</sub>) = "1"</li> <li>- Start bit detection</li> </ul> </li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>• When transmitting               <ul style="list-style-type: none"> <li>- Transmit interrupt cause select bits (bits 0, 1 at address 03B0<sub>16</sub>, bit4 at address 01FD<sub>16</sub>) = "0": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed</li> <li>- Transmit interrupt cause select bits (bits 0, 1 at address 03B0<sub>16</sub>, bit4 at address 01FD<sub>16</sub>) = "1": Interrupts requested when data transmission from UARTi transfer register is completed</li> </ul> </li> <li>• When receiving               <ul style="list-style-type: none"> <li>- Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed</li> </ul> </li> </ul>
Error detection	<ul style="list-style-type: none"> <li>• Overrun error (Note 3) This error occurs when the next data is ready before contents of UARTi receive buffer register are read out</li> <li>• Framing error This error occurs when the number of stop bits set is not detected</li> <li>• Parity error This error occurs when if parity is enabled, the number of 1's in parity and character bits does not match the number of 1's set</li> <li>• Error sum flag This flag is set (= "1") when any of the overrun, framing, and parity errors is encountered</li> </ul>

Note 1: "n" denotes the value 00<sub>16</sub> to FF<sub>16</sub> that is set to the UARTi bit rate generator.

Note 2: f<sub>EXT</sub> is input from the CLKi pin.

Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".

## Clock Asynchronous Serial I/O (UART) Mode

---

**Table 1.16.6. Specifications of UART mode (2)**

Item	Specification
Select function	<ul style="list-style-type: none"> <li>• Separate <math>\overline{\text{CTS}}/\overline{\text{RTS}}</math> pins (UART0)            UART0 <math>\overline{\text{CTS}}</math> and <math>\overline{\text{RTS}}</math> pins each can be assigned to separate pins</li> <li>• Sleep mode selection (UART0, UART1)            This mode is used to transfer data to and from one of multiple slave micro-computers</li> <li>• Serial data logic switch (UART2)            This function is reversing logic value of transferring data. Start bit, parity bit and stop bit are not reversed.</li> <li>• TxD, RxD I/O polarity switch (UART2)            This function is reversing TxD port output and RxD port input. All I/O data level is reversed.</li> </ul>

## Clock Asynchronous Serial I/O (UART) Mode




Figure 1.16.15. UARTi transmit/receive mode register in UART mode



## Clock Asynchronous Serial I/O (UART) Mode


Table 1.16.7 lists the functions of the input/output pins during UART mode. This table shows the pin functions when the separate  $\overline{\text{CTS}}/\overline{\text{RTS}}$  pins function is not selected. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

**Table 1.16.7. Input/output pin functions in UART mode**  
 (when separate  $\overline{\text{CTS}}/\overline{\text{RTS}}$  pins function is not selected)


Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16) = "0" (Can be used as an input port when performing transmission only)
CLKi (P61, P65, P72)	Programmable I/O port	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 01F816) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 01F816) = "1" Port P61, P65 and P72 direction register (bits 1 and 5 at address 03EE16, bit 2 at address 03EF16) = "0"
$\overline{\text{CTS}}/\overline{\text{RTS}}_i$ (P60, P64, P73)	$\overline{\text{CTS}}$ input	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "0" CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 01FC16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	$\overline{\text{RTS}}$ output	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "0" CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 01FC16) = "1"
	Programmable I/O port	$\overline{\text{CTS}}/\overline{\text{RTS}}$ disable bit (bit 4 at address 03A416, 03AC16, 01FC16) = "1"

## Clock Asynchronous Serial I/O (UART) Mode

### • Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)




### • Example of transmit timing when transfer data is 9 bits long (parity disabled, two stop bits)




**Figure 1.16.16. Typical transmit timings in UART mode (UART0, UART1)**

## Clock Asynchronous Serial I/O (UART) Mode



**Figure 1.16.17. Typical transmit timings in UART mode (UART2)**


## Clock Asynchronous Serial I/O (UART) Mode



**Figure 1.16.18. Typical receive timing in UART mode**

### (a) Separate $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ pins function (UART0)

With the separate  $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$  bit (bit 6 at address 03B016) is set to "1", the unit outputs/inputs the  $\overline{\text{CTS}}$  and  $\overline{\text{RTS}}$  signals on different pins. (See Figure 1.16.19.) This function is valid only for UART0. Note that if this function is selected, the  $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$  function for UART1 cannot be used, but set to "0", both the  $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$  function select bit (bit 2 at address 03AC16) and the  $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$  disable bit (bit 4 at address 03AC16).



**Figure 1.16.19. The separate  $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$  pins function usage**


### (b) Sleep mode (UART0, UART1)

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses 03A016 and 03A816) is set to "1" during reception. In this mode, the unit performs receive operation when the MSB of the received data = "1" and does not perform receive operation when the MSB = "0".

## Clock Asynchronous Serial I/O (UART) Mode

### (c) Function for switching serial data logic (UART2)

When the data logic select bit (bit 6 at address 01FD16) is assigned 1, data is inverted in writing to the transmission buffer register or reading the reception buffer register. Figure 1.16.20 shows the example of timing for switching serial data logic.




**Figure 1.16.20. Timing for switching serial data logic**

### (d) TxD, RxD I/O polarity reverse function (UART2)

This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit (s), and parity bit) is reversed. Set this function to "0" (not to reverse) for usual use.

### (e) Bus collision detection function (UART2)

This function is to sample the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 1.16.21 shows the example of detection timing of a buss collision (in UART mode).



**Figure 1.16.21. Detection timing of a bus collision (in UART mode)**

## Clock Asynchronous Serial I/O (UART) Mode

### (3) Clock-asynchronous serial I/O mode (compliant with the SIM interface)

The SIM interface is used for connecting the microcomputer with a memory card I/C or the like; adding some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function.

Table 1.16.8 shows the specifications of clock-asynchronous serial I/O mode (used for the SIM interface).


**Table 1.16.8. Specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface)**

Item	Specification
Transfer data format	<ul style="list-style-type: none"> <li>• Transfer data 8-bit UART mode (bit 2 through bit 0 at address 01F8<sub>16</sub> = "1012")</li> <li>• One stop bit (bit 4 at address 01F8<sub>16</sub> = "0")</li> <li>• With the direct format chosen               <ul style="list-style-type: none"> <li>Set parity to "even" (bit 5 and bit 6 at address 01F8<sub>16</sub> = "1" and "1" respectively)</li> <li>Set data logic to "direct" (bit 6 at address 01FD<sub>16</sub> = "0").</li> <li>Set transfer format to LSB (bit 7 at address 01FC<sub>16</sub> = "0").</li> </ul> </li> <li>• With the inverse format chosen               <ul style="list-style-type: none"> <li>Set parity to "odd" (bit 5 and bit 6 at address 01F8<sub>16</sub> = "0" and "1" respectively)</li> <li>Set data logic to "inverse" (bit 6 at address 01FD<sub>16</sub> = "1")</li> <li>Set transfer format to MSB (bit 7 at address 01FC<sub>16</sub> = "1")</li> </ul> </li> </ul>
Transfer clock	<ul style="list-style-type: none"> <li>• With the internal clock chosen (bit 3 at address 01F8<sub>16</sub> = "0"): <math>f_{\text{SI}02} / 16 (n + 1)</math> (Note 1) : j=2, 8, 32 (Do not set external clock)</li> </ul>
Transmission / reception control	<ul style="list-style-type: none"> <li>• Disable the <math>\overline{\text{CTS}}</math> and <math>\overline{\text{RTS}}</math> function (bit 4 at address 01FC<sub>16</sub> = "1")</li> </ul>
Other settings	<ul style="list-style-type: none"> <li>• The sleep mode select function is not available for UART2</li> <li>• Set transmission interrupt factor to "transmission completed" (bit 4 at address 01FD<sub>16</sub> = "1")</li> </ul>
Transmission start condition	<ul style="list-style-type: none"> <li>• To start transmission, the following requirements must be met:               <ul style="list-style-type: none"> <li>- Transmit enable bit (bit 0 at address 01FD<sub>16</sub> = "1")</li> <li>- Transmit buffer empty flag (bit 1 at address 01FD<sub>16</sub> = "1")</li> </ul> </li> </ul>
Reception start condition	<ul style="list-style-type: none"> <li>• To start reception, the following requirements must be met:               <ul style="list-style-type: none"> <li>- Reception enable bit (bit 2 at address 01FD<sub>16</sub> = "1")</li> <li>- Detection of a start bit</li> </ul> </li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>• When transmitting               <ul style="list-style-type: none"> <li>When data transmission from the UART2 transfer register is completed (bit 4 at address 01FD<sub>16</sub> = "1")</li> </ul> </li> <li>• When receiving               <ul style="list-style-type: none"> <li>When data transfer from the UART2 receive register to the UART2 receive buffer register is completed</li> </ul> </li> </ul>
Error detection	<ul style="list-style-type: none"> <li>• Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 2)</li> <li>• Framing error (see the specifications of clock-asynchronous serial I/O)</li> <li>• Parity error (see the specifications of clock-asynchronous serial I/O)               <ul style="list-style-type: none"> <li>- On the reception side, an "L" level is output from the TxD2 pin by use of the parity error signal output function (bit 7 at address 01FD<sub>16</sub> = "1") when a parity error is detected</li> <li>- On the transmission side, a parity error is detected by the level of input to the RxD2 pin when a transmission interrupt occurs</li> </ul> </li> <li>• The error sum flag (see the specifications of clock-asynchronous serial I/O)</li> </ul>

Note 1: "n" denotes the value 00<sub>16</sub> to FF<sub>16</sub> that is set to the UART2 bit rate generator.

Note 2: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also that the UART2 receive interrupt request bit is not set to "1".

## Clock Asynchronous Serial I/O (UART) Mode




**Figure 1.16.22. Typical transmit/receive timing in UART mode (compliant with the SIM interface)**

## Clock Asynchronous Serial I/O (UART) Mode

### (a) Function for outputting a parity error signal

During reception, with the error signal output enable bit (bit 7 at address 01FD16) assigned "1", you can output an "L" level from the TxD2 pin when a parity error is detected. And during transmission, comparing with the case in which the error signal output enable bit (bit 7 at address 01FD16) is assigned "0", the transmission completion interrupt occurs in the half cycle later of the transfer clock. Therefore parity error signals can be detected by a transmission completion interrupt program. Figure 1.16.23 shows the output timing of the parity error signal.




**Figure 1.16.23. Output timing of the parity error signal**

### (b) Direct format/inverse format

Connecting the SIM card allows you to switch between direct format and inverse format. If you choose the direct format, D0 data is output from TxD2. If you choose the inverse format, D7 data is inverted and output from TxD2.

Figure 1.16.24 shows the SIM interface format.



**Figure 1.16.24. SIM interface format**



## Clock Asynchronous Serial I/O (UART) Mode

---

Figure 1.16.25 shows the example of connecting the SIM interface. When setting the data output select bit (bit 5 at address 01FC16) to "1", connect TxD2 and RxD2 and apply pull-up.




Figure 1.16.25. Connecting the SIM interface (When setting NCH bit to "1")

## UART2 Special Mode Register

### UART2 Special Mode Register

The UART2 special mode register (address 01F716) is used to control UART2 in various ways.

Figure 1.16.26 shows the special UART2 mode register.

In the first place, the control bits related to the I<sup>2</sup>C bus(simplified I<sup>2</sup>C bus) interface are explained.

Bit 0 of the UART2 special mode register (address 01F716) is used as the I<sup>2</sup>C mode selection bit.

Setting "1" in the I<sup>2</sup>C mode selection bit (bit 0 at address 01F716) goes the circuit to achieve the I<sup>2</sup>C bus (simplified I<sup>2</sup>C bus) interface effective.

Since this function uses clock-synchronous serial I/O mode, be sure to set this bit to "0" in UART mode.

Table 1.16.9 shows the relation between the I<sup>2</sup>C mode selection bit and respective control workings.

In order to configure P70 as N-channel set the data output select bit (bit 5 at address 01FC16) to "1".




Figure 1.16.26. UART2 special mode register

## UART2 Special Mode Register

**Table 1.16.9. Features in I<sup>2</sup>C mode**

	Function	Normal mode	I <sup>2</sup> C mode (Note 1)
1	Factor of interrupt number 10 (Note 2)	Bus collision detection	Start condition detection or stop condition detection
2	Factor of interrupt number 15 (Note 2)	UART2 transmission	No acknowledgment detection (NACK)
3	Factor of interrupt number 16 (Note 2)	UART2 reception	Acknowledgment detection (ACK)
4	UART2 transmission output delay	Not delayed	Delayed
5	P7 <sub>0</sub> at the time when UART2 is in use	TxD <sub>2</sub> (output)	SDA (input/output) (Note 3)
6	P7 <sub>1</sub> at the time when UART2 is in use	RxD <sub>2</sub> (input)	SCL (input/output)
7	P7 <sub>2</sub> at the time when UART2 is in use	CLK <sub>2</sub>	P7 <sub>2</sub>
8	DMA1 factor at the time when 1 1 0 1 is assigned to the DMA request cause select bits	UART2 reception	Acknowledgment detection (ACK)
9	Noise filter width	15ns	50ns
10	Reading P7 <sub>1</sub>	Reading the terminal when 0 is assigned to the direction register	Reading the terminal regardless of the value of the direction register
11	Initial value of UART2 output	H level (when "0" is assigned to the CLK polarity select bit)	The value set in latch P7 <sub>0</sub> when the port is selected

Note 1: Make the settings given below when I<sup>2</sup>C mode is in use.


Set "0 1 0" in bits 2, 1, 0 of the UART2 transmission/reception mode register.

Disable the CTS/RTS function. Select TxD<sub>2</sub> as Nch. Choose the MSB First function.

Note 2: Follow the steps given below to switch from a factor to another.

1. Disable the interrupt of the corresponding number.
2. Switch from a factor to another.
3. Reset the interrupt request flag of the corresponding number.
4. Set an interrupt level of the corresponding number.

Note 3: Set an initial value of SDA transmission output when serial I/O is invalid.



**Figure 1.16.27. Functional block diagram for I<sup>2</sup>C mode**

## UART2 Special Mode Register

---

Figure 1.16.27 shows the functional block diagram for I<sup>2</sup>C mode. Setting "1" in the I<sup>2</sup>C mode selection bit (IICM) causes ports P70, P71, and P72 to work as data transmission-reception terminal SDA, clock input-output terminal SCL, and port P72 respectively. A delay circuit is added to the SDA transmission output, so the SDA output changes after SCL fully goes to "L". An attempt to read Port P71 (SCL) results in getting the terminal's level regardless of the content of the port direction register. The initial value of SDA transmission output in this mode goes to the value set in port P70. The interrupt factors of the bus collision detection interrupt, UART2 transmission interrupt, and of UART2 reception interrupt turn to the start/stop condition detection interrupt, acknowledgment non-detection interrupt, and acknowledgment detection interrupt respectively.

The start condition detection interrupt refers to the interrupt that occurs when the falling edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The stop condition detection interrupt refers to the interrupt that occurs when the rising edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The bus busy flag (bit 2 of the special UART2 mode register) is set to "1" by the start condition detection, and set to "0" by the stop condition detection. The acknowledgment non-detection interrupt refers to the interrupt that occurs when the SDA terminal level is detected still staying "H" at the rising edge of the 9th transmission clock. The acknowledgment detection interrupt refers to the interrupt that occurs when SDA terminal's level is detected already went to "L" at the 9th transmission clock. Also, assigning "1 1 0 1" (UART2 reception) to the DMA1 request cause select bits provides the means to start up the DMA transfer by the effect of acknowledgment detection.

Bit 1 of the special UART2 mode register (address 01F7<sub>16</sub>) is used as the arbitration lost detecting flag control bit. Arbitration means the act of detecting the nonconformity between transmission data and SDA terminal data at the timing of the SCL rising edge. This detecting flag is located at bit 3 of the UART2 reception buffer register (address 01FF<sub>16</sub>), and "1" is set in this flag when nonconformity is detected. Use the arbitration lost detecting flag control bit to choose which way to use to update the flag, bit by bit or byte by byte. When setting this bit to "1" and updated the flag byte by byte if nonconformity is detected, the arbitration lost detecting flag is set to "1" at the falling edge of the 9th transmission clock. If updated the flag byte by byte, must judge and clear ("0") the arbitration lost detecting flag after completing the first byte acknowledge detect and before starting the next one byte transmission.

Bit 3 of the UART2 special mode register is used as SCL- and L-synchronous output enabling bit. Setting this bit to "1" resets the P71 data register to "0" in synchronization with the SCL terminal level going to "L".

## UART2 Special Mode Register

Some other functions added are explained here. Figure 1.16.28 shows their workings.

Bit 4 of the UART2 special mode register is used as the bus collision detect sampling clock select bit. The bus collision detect interrupt occurs when the RxD2 level and TxD2 level do not match, but the nonconformity is detected in synchronization with the rising edge of the transfer clock signal if the bit is set to "0". If this bit is set to "1", the nonconformity is detected at the timing of the overflow of timer A0 rather than at the rising edge of the transfer clock.

Bit 5 of the UART2 special mode register is used as the auto clear function select bit of transmit enable bit. Setting this bit to "1" automatically resets the transmit enable bit to "0" when "1" is set in the bus collision detect interrupt request bit (nonconformity).

Bit 6 of the UART2 special mode register is used as the transmission start condition select bit. Setting this bit to "1" starts the TxD transmission in synchronization with the falling edge of the RxD terminal.




Figure 1.16.28. Some other functions added

## UART2 Special Mode Register 2

### UART2 Special Mode Register 2

The UART2 special mode register 2 (address 01F6<sub>16</sub>) is used to further control UART2 in I<sup>2</sup>C mode. Figure 1.16.29 shows the UART2 special mode register 2.




Figure 1.16.29. UART2 special mode register 2

## UART2 Special Mode Register 2

Bit 0 of the UART2 special mode register 2 (address 01F616) is used as the I<sup>2</sup>C mode selection bit 2. Table 1.16.10 shows the types of control to be changed by I<sup>2</sup>C mode selection bit 2 when the I<sup>2</sup>C mode selection bit is set to "1". Table 1.16.11 shows the timing characteristics of detecting the start condition and the stop condition. Set the start/stop condition control bit (bit 7 of UART2 special mode register 2) to "1" in I<sup>2</sup>C mode.

**Table 1.16.10. Functions changed by I<sup>2</sup>C mode selection bit 2**


	Function	IICM2 = 0	IICM2 = 1
1	Factor of interrupt number 15	No acknowledgment detection (NACK)	UART2 transmission (the rising edge of the final bit of the clock)
2	Factor of interrupt number 16	Acknowledgment detection (ACK)	UART2 reception (the falling edge of the final bit of the clock)
3	DMA1 factor at the time when "1 1 0 1" is assigned to the DMA request cause select bits	Acknowledgment detection (ACK)	UART2 reception (the falling edge of the final bit of the clock)
4	Timing for transferring data from the UART2 reception shift register to the reception buffer.	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock
5	Timing for generating a UART2 reception/ACK interrupt request	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock

**Table 1.16.11. Timing characteristics of detecting the start condition and the stop condition (Note 1)**


3 to 6 cycles < duration for setting-up (Note 2)
3 to 6 cycles < duration for holding (Note 2)

Note 1: When the start/stop condition count bit is "1".

Note 2: "cycles" is in terms of the input oscillation frequency  $f(XIN)$  of the main clock.



## UART2 Special Mode Register 2



**Figure 1.16.30. Functional block diagram for I<sup>2</sup>C mode**

Functions available in I<sup>2</sup>C mode are shown in Figure 1.16.30 — a functional block diagram.

Bit 3 of the UART2 special mode register 2 (address 01F616) is used as the SDA output stop bit. Setting this bit to "1" causes an arbitration loss to occur, and the SDA pin turns to high-impedance state the instant when the arbitration lost detecting flag is set to "1".

Bit 1 of the UART2 special mode register 2 (address 01F616) is used as the clock synchronization bit. With this bit set to "1" at the time when the internal SCL is set to "H", the internal SCL turns to "L" if the falling edge is found in the SCL pin; and the baud rate generator reloads the set value, and start counting within the "L" interval. When the internal SCL changes from "L" to "H" with the SCL pin set to "L", stops counting the baud rate generator, and starts counting it again when the SCL pin turns to "H". Due to this function, the UART2 transmission-reception clock becomes the logical product of the signal flowing through the internal SCL and that flowing through the SCL pin. This function operates over the period from the moment earlier by a half cycle than falling edge of the UART2 first clock to the rising edge of the ninth bit. To use this function, choose the internal clock for the transfer clock.

Bit 2 of the UART2 special mode register 2 (address 01F616) is used as the SCL wait output bit. Setting this bit to "1" causes the SCL pin to be fixed to "L" at the falling edge of the ninth bit of the clock. Setting this bit to "0" frees the output fixed to "L".



## UART2 Special Mode Register 2

---

Bit 4 of the UART2 special mode register 2 (address 01F616) is used as the UART2 initialization bit. Setting this bit to "1", and when the start condition is detected, the microcomputer operates as follows:

- (1) The transmission shift register is initialized, and the content of the transmission register is transferred to the transmission shift register. This starts transmission by dealing with the clock entered next as the first bit. The UART2 output value, however, does not change until the first bit data is output after the entrance of the clock, and remains unchanged from the value at the moment when the microcomputer detected the start condition.
- (2) The reception shift register is initialized, and the microcomputer starts reception by dealing with the clock entered next as the first bit.
- (3) The SCL wait output bit turns to "1". This turns the SCL pin to "L" at the falling edge of the ninth bit of the clock.

Starting to transmit/receive signals to/from UART2 using this function does not change the value of the transmission buffer empty flag. To use this function, choose the external clock for the transfer clock.

Bit 5 of the UART2 special mode register 2 (address 01F616) is used as the SCL pin wait output bit 2. Setting this bit to "1" with the serial I/O specified allows the user to forcibly output an "L" from the SCL pin even if UART2 is in operation. Setting this bit to "0" frees the "L" output from the SCL pin, and the UART2 clock is input/output.

Bit 6 of the UART special mode register 2 (address 01F616) is used as the SDA output enable bit. Setting this bit to "1" forces the SDA pin to turn to the high-impedance state. Refrain from changing the value of this bit at the rising edge of the UART2 transfer clock. There can be instances in which arbitration lost detecting flag is turned on.


**S I/O3**

**S I/O3**

S I/O3 is exclusive clock-synchronous serial I/O.

Figure 1.16.31 shows the S I/O3 block diagram, and Figure 1.16.32 shows the S I/O3 control register.

Table 1.16.12 shows the specifications of S I/O3.



**Figure 1.16.31. S I/O3 block diagram**




Figure 1.16.32. S I/O3 control register




Figure 1.16.33. S I/O3 related register

**Table 1.16.12. Specifications of S I/O3**

Item	Specifications
Transfer data format	• Transfer data length: 8 bits
Transfer clock	<ul style="list-style-type: none"> <li>• With the internal clock selected (bit 6 at address 01E2<sub>16</sub> = "1"): <math>f_{SIO2}/2(n+1)</math> (j = 2, 8, 32) (Note 1)</li> <li>• With the external clock selected (bit 6 at address 01E2<sub>16</sub> = "0"): Input from the CLK3 terminal (Note 2)</li> </ul>
Conditions for transmission/reception start	<ul style="list-style-type: none"> <li>• To start transmit/reception, the following requirements must be met:               <ul style="list-style-type: none"> <li>- Select the synchronous clock (use bit 6 at address 01E2<sub>16</sub>).</li> <li>Select a frequency dividing ratio if the internal clock has been selected (use bits 0 and 1 at address 01E2<sub>16</sub>).</li> <li>- SOUT3 initial value set bit (use bit 7 at address 01E2<sub>16</sub>) = "1".</li> <li>- S I/O3 port select bit (bit 3 at address 01E2<sub>16</sub>) = "1".</li> <li>- Select the transfer direction (use bit 5 at address 01E2<sub>16</sub>)</li> <li>- Write transfer data to the S I/O3 transmit/receive register (address 01E0<sub>16</sub>)</li> </ul> </li> <li>• To use S I/O3 interrupts, the following requirements must be met:               <ul style="list-style-type: none"> <li>- Clear the S I/O3 interrupt request bit (bit 3 at address 0049<sub>16</sub>) before writing transfer data to the S I/O3 transmit/receive register.</li> </ul> </li> </ul>
Interrupt request generation timing	• Rising edge of the last transfer clock. (Note 3)
Select function	<ul style="list-style-type: none"> <li>• LSB first or MSB first selection</li> </ul> Whether transmission/reception begins with bit 0 (LSB) or bit 7 (MSB) can be selected.
Precaution	<ul style="list-style-type: none"> <li>• Unlike UART0 to 2, S I/O3 is not divided for transfer register and buffer. Therefore, do not write the next transfer data to the S I/O3 transmit/receive register (address 01E0<sub>16</sub>) during a transfer.</li> <li>• When the internal clock is selected for the transfer clock, SOUT3 holds the last data for a 1/2 transfer clock period after it finished transferring and then goes to a high-impedance state. However, if the transfer data is written to the S I/O3 transmit/receive register (address 01E0<sub>16</sub>) during this time, SOUT3 is placed in the high-impedance state immediately upon writing and the data hold time is thereby reduced.</li> </ul>

Note 1: "n" is a value from 00<sub>16</sub> to FF<sub>16</sub> set in the S I/O3 transfer rate generator.

Note 2: With the external clock selected:

- Before data can be written to the S I/O3 transmit/receive register (address 01E0<sub>16</sub>), the CLK3 pin input must be in the high state. Also, before rewriting bit 7 of the S I/O3 control register (address 01E2<sub>16</sub>), make sure the CLK3 pin input is held high.
- The S I/O3 circuit keeps on with the shift operation as long as the synchronous clock is entered in it, so stop the synchronous clock at the instant when it counts to eight. The internal clock, if selected, automatically stops.

Note 3: If the internal clock is used for the synchronous clock, the transfer clock signal stops at the "H" state.

### ■ Functions for setting an SOUT3 initial value

When using an external clock for the transfer clock, the SOUT3 pin output level during a non-transfer time can be set to high or low state. Figure 1.16.34 shows the timing chart for setting an SOUT3 initial value and how to set it.




Figure 1.16.34. Timing chart for setting SOUT3's initial value and how to set it

### ■ S I/O3 operation timing

Figure 1.16.35 shows the S I/O3 operation timing




Figure 1.16.35. S I/O3 operation timing chart

## A-D Converter

### A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P00 to P07, P20 to P27, P100 to P107, P95, and P96 function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The VREF connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting the VREF connect bit (bit 5 at address 03D716) to connect VREF.

The result of A-D conversion is stored in the A-D registers of the selected pins. When set to 10-bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low 8 bits are stored in the even addresses.

Table 1.17.1 shows the performance of the A-D converter. Figure 1.17.1 shows the block diagram of the A-D converter, and Figures 1.17.2 and 1.17.3 show the A-D converter-related registers.

**Table 1.17.1. Performance of A-D converter**

Item	Performance
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)
Analog input voltage (Note 1)	0V to AVCC (VCC)
Operating condition $\phi_{AD}$ (Note 2)	VCC = 5V, $f_{2AD}$ divided by 1, 2, or 4. $f_{2AD}=f(XIN)/2$ (PCLK0 = "0") $f_{2AD}=f(XIN)$ (PCLK0 = "1")
Resolution	8-bit or 10-bit (selectable)
Absolute precision	VCC = 5 <ul style="list-style-type: none"> <li>• Without sample and hold function <math>\pm 3LSB</math></li> <li>• With sample and hold function (8-bit resolution) <math>\pm 2LSB</math></li> <li>• With sample and hold function (10-bit resolution) AN0 to AN7, AN00 to AN07, and AN20 to AN27 input : <math>\pm 3LSB</math> ANEX0 and ANEX1 input (including mode in which external operation amp is connected) : <math>\pm 7LSB</math></li> </ul>
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, and repeat sweep mode 1
Analog input pins	24 pins (AN0 to AN7, AN00 to AN07 and AN20 to AN27) + 2 pins (ANEX0 and ANEX1)
A-D conversion start condition	<ul style="list-style-type: none"> <li>• Software trigger A-D conversion starts when the A-D conversion start flag changes to "1"</li> <li>• External trigger (can be retrigged) A-D conversion starts when the A-D conversion start flag is "1" and the <math>\overline{ADTRG}/P97</math> input changes from "H" to "L"</li> </ul>
Conversion speed per pin	<ul style="list-style-type: none"> <li>• Without sample and hold function 8-bit resolution: 49 <math>\phi_{AD}</math> cycles, 10-bit resolution: 59 <math>\phi_{AD}</math> cycles</li> <li>• With sample and hold function 8-bit resolution: 28 <math>\phi_{AD}</math> cycles, 10-bit resolution: 33 <math>\phi_{AD}</math> cycles</li> </ul>


Note 1: Does not depend on use of sample and hold function.

Note 2: Without sample and hold function, set the  $\phi_{AD}$  frequency to 250kHz min.

With the sample and hold function, set the  $\phi_{AD}$  frequency to 1MHz min.


In either case, the  $\phi_{AD}$  frequency may not exceed 10 MHz.

**A-D Converter**



**Figure 1.17.1. Block diagram of A-D converter**

**A-D Converter**



**Figure 1.17.2. A-D converter-related registers (1)**



A-D Converter




Figure 1.17.3. A-D converter-related registers (2)


**A-D Converter**

**(1) One-shot mode**

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 1.17.2 shows the specifications of one-shot mode. Figure 1.17.4 shows the A-D control register in one-shot mode.

**Table 1.17.2. One-shot mode specifications**

Item	Specification
Function	The pin selected by the analog input pin select bit is used for one A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	<ul style="list-style-type: none"> <li>End of A-D conversion (A-D conversion start flag changes to "0", except when external trigger is selected)</li> <li>Writing "0" to A-D conversion start flag</li> </ul>
Interrupt request generation timing	End of A-D conversion
Input pin	One of AN0 to AN7, as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin



**Figure 1.17.4. A-D conversion register in one-shot mode**


**A-D Converter**

**(2) Repeat mode**

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 1.17.3 shows the specifications of repeat mode. Figure 1.17.5 shows the A-D control register in repeat mode.

**Table 1.17.3. Repeat mode specifications**

Item	Specification
Function	The pin selected by the analog input pin select bit is used for repeated A-D conversion.
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	One of AN0 to AN7, as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)



**Figure 1.17.5. A-D conversion register in repeat mode**


## A-D Converter

### (3) Single sweep mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 1.17.4 shows the specifications of single sweep mode. Figure 1.17.6 shows the A-D control register in single sweep mode.

**Table 1.17.4. Single sweep mode specifications**

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion.
Start condition	Writing "1" to A-D converter start flag
Stop condition	<ul style="list-style-type: none"> <li>End of A-D conversion (A-D conversion start flag changes to "0", except when external trigger is selected)</li> <li>Writing "0" to A-D conversion start flag</li> </ul>
Interrupt request generation timing	End of A-D conversion
Input pin	AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or AN0 to AN7 (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin



**Figure 1.17.6. A-D conversion register in single sweep mode**


**A-D Converter**

**(4) Repeat sweep mode 0**

In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 1.17.5 shows the specifications of repeat sweep mode 0. Figure 1.17.7 shows the A-D control register in repeat sweep mode 0.

**Table 1.17.5. Repeat sweep mode 0 specifications**

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D conversion.
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or AN0 to AN7 (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)



**Figure 1.17.7. A-D conversion register in repeat sweep mode 0**


**A-D Converter**

**(5) Repeat sweep mode 1**

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 1.17.6 shows the specifications of repeat sweep mode 1. Figure 1.17.8 shows the A-D control register in repeat sweep mode 1.

**Table 1.17.6. Repeat sweep mode 1 specifications**

Item	Specification
Function	All pins perform repeat sweep A-D conversion, with emphasis on the pin or pins selected by the A-D sweep pin select bit Example; AN0 selected AN0 → AN1 → AN0 → AN2 → AN0 → AN3, etc
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	With emphasis on these pins; AN0 (1 pin), AN0 and AN1 (2 pins), AN0 to AN2 (3 pins), AN0 to AN3 (4 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)



**Figure 1.17.8. A-D conversion register in repeat sweep mode 1**

## A-D Converter

### (a) Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D4<sub>16</sub>) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28  $\phi$ AD cycle is achieved with 8-bit resolution and 33  $\phi$ AD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

### (b) Extended analog input pins

In one-shot mode and repeat mode, the input via the extended analog input pins ANEX0 and ANEX1 can also be converted from analog to digital.

When bit 6 of the A-D control register 1 (address 03D7<sub>16</sub>) is "1" and bit 7 is "0", input via ANEX0 is converted from analog to digital. The result of conversion is stored in A-D register 0.

When bit 6 of the A-D control register 1 (address 03D7<sub>16</sub>) is "0" and bit 7 is "1", input via ANEX1 is converted from analog to digital. The result of conversion is stored in A-D register 1.

### (c) External operation amp connection mode

In this mode, multiple external analog inputs via the extended analog input pins, ANEX0 and ANEX1, can be amplified together by just one operation amp and used as the input for A-D conversion.

When bit 6 of the A-D control register 1 (address 03D7<sub>16</sub>) is "1" and bit 7 is "1", input via AN0 to AN7 is output from ANEX0. The input from ANEX1 is converted from analog to digital and the result stored in the corresponding A-D register. The speed of A-D conversion depends on the response of the external operation amp. Do not connect the ANEX0 and ANEX1 pins directly. Figure 1.17.9 is an example of how to connect the pins in external operation amp mode.




Figure 1.17.9. Example of external op-amp connection mode

## D-A Converter

### D-A Converter

This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A converters of this type.

D-A conversion is performed when a value is written to the corresponding D-A register. The D-A output enable bits (bits 0 and 1 at address 03DC16) decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed.

Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register.


$$V = V_{REF} \times n / 256 \quad (n = 0 \text{ to } 255)$$

$V_{REF}$  : reference voltage

Table 1.18.1 lists the performance of the D-A converter. Figure 1.18.1 shows the block diagram of the D-A converter. Figure 1.18.2 shows the D-A control register.

**Table 1.18.1. Performance of D-A converter**


Item	Performance
Conversion method	R-2R method
Resolution	8 bits
Analog output pin	2 channels




**Figure 1.18.1. Block diagram of D-A converter**



**D-A Converter**



**Figure 1.18.2. D-A control register**



**Figure 1.18.3. D-A converter equivalent circuit**

## CRC

### CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) calculation circuit detects an error in data blocks. The microcomputer uses a generator polynomial of CRC\_CCITT ( $X^{16} + X^{12} + X^5 + 1$ ) to generate CRC code.

The CRC code is a 16-bit code generated for a block of a given data length in multiples of 8 bits. The CRC code is set in a CRC data register each time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed in two machine cycles.

Figure 1.19.1 shows the block diagram of the CRC circuit. Figure 1.19.2 shows the CRC-related registers. Figure 1.19.3 shows the calculation example using the CRC calculation circuit.




Figure 1.19.1. Block diagram of CRC circuit





Figure 1.19.2. CRC-related registers

**CRC**



**Figure 1.19.3. Calculation example using the CRC calculation circuit**


CAN Module

**CAN Module**

The CAN (Controller Area Network) module for the M16C/6N group of microcomputers is a communication controller implementing the CAN 2.0B protocol as defined in the BOSCH specification. The M16C/6N0 group contains two Full CAN modules and the M16C/6N1 group contains one Full CAN module which can transmit and receive messages in both standard (11 bit) ID and extended (29 bit) ID formats.

Figure 1.20.1 shows a block diagram of the CAN module.

External CAN bus driver and receiver are required.



**Figure 1.20.1. Block diagram of the CAN module**

- CTx/CRx: CAN I/O pins.
- Protocol controller: This controller handles the bus arbitration and the CAN protocol services, i.e. bit timing, stuffing, error status etc.
- Message box: This memory block consists of 16 slots that can be configured either as transmitter or receiver. Each slot contains an individual ID, data length code, a data field (8 bytes) and a time stamp.
- Acceptance filter: This block performs filtering operation for received messages. For the filtering operation, the CANi global mask register, the CANi local mask A register, or the CANi local mask B register is used.
- 16 bit timer: Used for the time stamp function. When the received message is stored in the message memory, the timer value is stored as a time stamp.
- Wake up function: CANi wake up interrupt is generated by a message from the CAN bus.
- Interrupt generation function: The interrupt events are provided by the CAN module. CANi successful reception interrupt, CANi successful transmission interrupt, CAN0/1 error interrupt, and CAN0/1 wake up interrupt.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.

## CAN Module

---

### Registers Related to the CAN Modules

The CAN<sub>i</sub> modules have the following registers, respectively.

#### (1) CAN message box

A CAN module is equipped with 16 slots (16 bytes or 8 words each). Slots 14 and 15 can be used as Basic CAN.

- Priority of the slots: The smaller the number of the slot, the higher the priority, in both transmission and reception.
- A program can define whether a slot is defined as transmitter or receiver.

#### (2) Acceptance mask registers

A CAN module is equipped with 3 masks for the acceptance filter.

- CAN<sub>i</sub> global mask register (6 bytes)  
Configuration of the masking condition for acceptance filtering processing to slots 0 to 13
- CAN<sub>i</sub> local mask A register (6 bytes)  
Configuration of the masking condition for acceptance filtering processing to slot 14
- CAN<sub>i</sub> local mask B register (6 bytes)  
Configuration of the masking condition for acceptance filtering processing to slot 15

#### (3) CAN SFR Registers

- CAN<sub>i</sub> message control register (8 bits X 16)  
Control of transmission and reception of a corresponding slot
- CAN<sub>i</sub> control register (16 bits)  
Control of the CAN protocol
- CAN<sub>i</sub> status register (16 bits)  
Indication of the protocol status
- CAN<sub>i</sub> slot status register (16 bits)  
Indication of the status of contents of each slot
- CAN<sub>i</sub> interrupt control register (16 bits)  
Selection of "interrupt enabled or disabled" for each slot
- CAN<sub>i</sub> extended ID register (16 bits)  
Selection of ID format (standard or extended) for each slot
- CAN<sub>i</sub> configuration register (16 bits)  
Configuration of the bus timing
- CAN<sub>i</sub> receive error count register (8 bits)  
Indication of the error status of the CAN module in reception: the counter value is incremented or decremented according to the error occurrence.
- CAN<sub>i</sub> transmit error count register (8 bits)  
Indication of the error status of the CAN module in transmission: the counter value is incremented or decremented according to the error occurrence.
- CAN<sub>i</sub> time stamp register (16 bits)  
Indication of the value of the time stamp counter
- CAN<sub>i</sub> acceptance filter support register  
Decoding the received ID for use by the acceptance filter support unit

Explanation of each register is given below.

Note:  $i = 0, 1$ . Channel CAN<sub>1</sub> is not available for M16C/6N1 group.

## CAN Module

### CANi Message Box

Table 1.20.1 shows the memory mapping of the CANi message box.

It is possible to access to the message box in byte or word.

Mapping of the message contents differs from byte access to word access. Byte access or word access can be selected by the MsgOrder bit of the CANi control register.

**Table 1.20.1. Memory mapping of the CANi message box (n = 0 to 15: the number of the slot)**

Address		Message content (Memory mapping)	
CAN0	CAN1	Byte access (8 bits)	Word access (16 bits)
$0060_{16} + n \cdot 16 + 0$	$0260_{16} + n \cdot 16 + 0$	SID <sub>10</sub> to SID <sub>6</sub>	SID <sub>5</sub> to SID <sub>0</sub>
$0060_{16} + n \cdot 16 + 1$	$0260_{16} + n \cdot 16 + 1$	SID <sub>5</sub> to SID <sub>0</sub>	SID <sub>10</sub> to SID <sub>6</sub>
$0060_{16} + n \cdot 16 + 2$	$0260_{16} + n \cdot 16 + 2$	EID <sub>17</sub> to EID <sub>14</sub>	EID <sub>13</sub> to EID <sub>6</sub>
$0060_{16} + n \cdot 16 + 3$	$0260_{16} + n \cdot 16 + 3$	EID <sub>13</sub> to EID <sub>6</sub>	EID <sub>17</sub> to EID <sub>14</sub>
$0060_{16} + n \cdot 16 + 4$	$0260_{16} + n \cdot 16 + 4$	EID <sub>5</sub> to EID <sub>0</sub>	Data Length Code (DLC)
$0060_{16} + n \cdot 16 + 5$	$0260_{16} + n \cdot 16 + 5$	Data Length Code (DLC)	EID <sub>5</sub> to EID <sub>0</sub>
$0060_{16} + n \cdot 16 + 6$	$0260_{16} + n \cdot 16 + 6$	Data byte 0	Data byte 1
$0060_{16} + n \cdot 16 + 7$	$0260_{16} + n \cdot 16 + 7$	Data byte 1	Data byte 0
⋮	⋮	⋮	⋮
$0060_{16} + n \cdot 16 + 13$	$0260_{16} + n \cdot 16 + 13$	Data byte 7	Data byte 6
$0060_{16} + n \cdot 16 + 14$	$0260_{16} + n \cdot 16 + 14$	Time stamp high order byte	Time stamp low order byte
$0060_{16} + n \cdot 16 + 15$	$0260_{16} + n \cdot 16 + 15$	Time stamp low order byte	Time stamp high order byte

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.

CAN Module

Figures 1.20.2 and 1.20.3 show the bit mapping in each slot in byte access and word access. The content of each slot remains unchanged unless transmission or reception of a new message is performed.




Figure 1.20.2. Bit mapping in byte access




Figure 1.20.3. Bit mapping in word access

CAN Module

**Acceptance Mask Registers**

Figures 1.20.4 and 1.20.5 show the CANi global mask register, the CANi local mask A register, and the CANi local mask B register, in which bit mapping in byte access and word access are shown.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.




Figure 1.20.4. Bit mapping of the mask registers in byte access




Figure 1.20.5. Bit mapping of the mask registers in word access



CAN Module

**CAN SFR Registers**

**CANi Message Control Register j (j = 0 to 15)**

Figure 1.20.6 shows the CANi message control register.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.




Figure 1.20.6. CANi message control register j

CAN Module

**CANi Control Register**

Figure 1.20.7 shows the CANi control register.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.




Figure 1.20.7. CANi control register

CAN Module

**CANi Status Register**

Figure 1.20.8 shows the CANi status register.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.




Figure 1.20.8. CANi status register

CAN Module

**CANi Slot Status Register**

Figure 1.20.9 shows the CANi slot status register.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.





Figure 1.20.9. CANi slot status register

CAN Module

**CANi Interrupt Control Register**

Figure 1.20.10 shows the CANi interrupt control register.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.




**Figure 1.20.10. CANi interrupt control register**

**CANi Extended ID Register**

Figure 1.20.11 shows the CANi extended ID register.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.



**Figure 1.20.11. CANi extended ID register**

CAN Module

**CANi Configuration Register**

Figure 1.20.12 shows the CANi configuration register.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.





Figure 1.20.12. CANi configuration register

CAN Module

**CANi Receive Error Count Register**

Figure 1.20.13 shows the CANi receive error count register.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.




**Figure 1.20.13. CANi receive error count register**

**CANi Transmit Error Count Register**

Figure 1.20.14 shows the CANi transmit error count register.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.



**Figure 1.20.14. CANi transmit error count register**

CAN Module

**CANi Time Stamp Register**

Figure 1.20.15 shows the CANi time stamp register.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.




Figure 1.20.15. CANi time stamp register

**CANi Acceptance Filter Support Register**

Figure 1.20.16 shows the CANi acceptance filter support register.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.




Figure 1.20.16. CANi acceptance filter support register




## CAN Module

### Operational Modes

The CAN module has the following three operational modes.

- CAN Reset/Initialization Mode
- CAN Sleep Mode
- CAN Operation Mode

Figure 1.20.17 shows transition between operational modes.



**Figure 1.20.17. Transition between operational modes**

### CAN Reset/Initialization Mode

The CAN reset/initialization mode is activated upon MCU reset or by setting the Reset bit of the CANi control register. It can be observed by reading the State-Reset bit of the CANi status register. Entering the CAN reset/initialization mode initiates the following functions by the module:

- Suspend all communication functions. When the CAN reset/initialization mode is activated during an ongoing transmission in operation mode, the module suspends the mode transition until completion of the transmission (successful, arbitration loss, or error detection) and then sets the State-Reset bit.
- Initialization of CANi extended ID, CANi message control, CANi interrupt control, CANi status, CANi time stamp, CANi receive error count and CANi transmit error count registers to their reset values. All these registers are locked to prevent CPU modification.
- The CANi configuration and CANi control registers and the message box retain their contents and are available for CPU access.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.

## CAN Module

### CAN Operation Mode

The CAN operation mode is activated by clearing the Reset bit of the CAN<sub>i</sub> control register. Entering the operation mode initiates the following functions by the module:

- The module's communication functions are released and it becomes an active node on the network and may transmit and receive CAN messages.
- Release the internal fault confinement logic including receive and transmit error counters. The module may leave the CAN operation mode depending on the error counts.

Within the CAN operation mode the module may be in three different sub modes, depending on which type of communication functions are performed:

- Module idle: The modules receive and transmit sections are inactive.
- Module receives: The module receives a CAN message sent by another node.
- Module transmits: The module transmits a CAN message. The module may receive its own message simultaneously when the loopback function is enabled.

Figure 1.20.18 shows sub modes of the CAN operation mode.




Figure 1.20.18. Sub modes of the CAN operation mode

### CAN Sleep Mode

The CAN sleep mode is activated by setting the Sleep bit of the CAN<sub>i</sub> control register. It should never be activated from the CAN operation mode but only via the CAN reset/initialization mode. Entering the CAN sleep mode instantly stops the modules clock supply and thereby reduces power dissipation.

### Bus off State

The bus off state is entered according to the fault confinement rules of the CAN specification. It can be quit instantly to error active state by setting the RetBusOff bit of the CAN<sub>i</sub> control register. This does not alter any CAN registers, except CAN<sub>i</sub> receive error count and CAN<sub>i</sub> transmit error count registers.

Note:  $i = 0, 1$ . Channel CAN1 is not available for M16C/6N1 group.

## CAN Module

### Configuration of the CAN Module System Clock

The M16C/6N group has a CAN module system clock select circuit dedicated to each channel. Configuration of the CAN module system clock can be done through manipulating the CAN0/1 clock select register (address 025F<sub>16</sub>) and the BRP bits of the CAN<sub>i</sub> configuration registers (addresses 021A<sub>16</sub> and 023A<sub>16</sub>). For the CAN0/1 clock select register, refer to the section of the clock generating circuit. Figure 1.20.19 shows a block diagram of the clock generating circuit of the CAN module system.

Note:  $i = 0, 1$ . Channel CAN1 is not available for M16C/6N1 group.




Figure 1.20.19. Block diagram of the CAN module system clock generating circuit

## CAN Bus Timing Control

### Bit Timing Configuration

The bit time consists of the following four segments:

- Synchronization segment (SS)  
This serves for monitoring a falling edge for synchronization.
- Propagation time segment (PTS)  
This segment absorbs physical delay on the CAN network which amounts to double the total sum of delay on the CAN bus, the input comparator delay, and the output driver delay.
- Phase buffer segment 1 (PBS1)  
This serves for compensating the phase error. When the falling edge of the bit falls later than expected, the segment can become longer by the maximum of the value defined in SJW.
- Phase buffer segment 2 (PBS2)  
This segment has the same function as the phase buffer segment 1. When the falling edge of the bit falls earlier than expected, the segment can become shorter by the maximum of the value defined in SJW.

Figure 1.20.20 shows the bit timing.




Figure 1.20.20. Bit timing

## CAN Module

### Baud Rate

Baud rate depends on  $X_{IN}$ , the division value of the CAN module system clock, the division value of the prescaler for baud rate, and the number of  $T_q$  of one bit.

Table 1.20.2 shows the examples of baud rate.

**Table 1.20.2. Examples of baud rate**

Baud rate	16MHz	10MHz	8MHz
1Mbps	8Tq (1)	—	—
500kbps	8Tq (2) 16Tq (1)	10Tq (1) —	8Tq (1) —
125kbps	8Tq (8) 16Tq (4)	10Tq (4) 20Tq (2)	8Tq (4) 16Tq (2)
83.3kbps	8Tq (12) 18Tq (6)	10Tq (6) 20Tq (3)	8Tq (6) 16Tq (3)
33.3kbps	8Tq (30) 16Tq (15)	10Tq (15) —	8Tq (15) —

Note: The number in ( ) indicates a value of "fCAN division value" multiplied by "division value of the prescaler for baud rate".

### ■ Calculation of baud rate

$$X_{IN}$$

$$2 \times \text{"fCAN division value (Note 1)" } \times \text{"division value of prescaler for baud rate (Note 2)" } \times \text{"number of } T_q \text{ of one bit"}$$

Note 1: fCAN division value = 1, 2, 4, 8, 16

fCAN division value: a value selected in the CAN0/1 clock select register

Note 2: Division value of prescaler for baud rate = P + 1 (P: 0 to 15)

P: a value selected in the BRP bit of the CANi configuration register


CAN Module

**Acceptance Filtering Function and Masking Function**


These functions serve the users to select and receive a facultative message. The CANi global mask register, the CANi local mask A register, and the CANi local mask B register can perform masking to the standard ID and the extended ID of 29 bits. The CANi global mask register corresponds to slots 0 to 13, the CANi local mask A register corresponds to slot 14, and the CANi local mask B register corresponds to slot 15. The masking function becomes valid to 11 bits or 29 bits of a received ID according to the value in the corresponding slot of the extended ID register upon acceptance filtering operation. When the masking function is employed, it is possible to receive a certain range of IDs.

Figure 1.20.21 shows correspondence of the mask registers and slots, Figure 1.20.22 shows the acceptance function.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.



**Figure 1.20.21. Correspondence of the mask registers to slots**



**Figure 1.20.22. Acceptance function**

When using the acceptance function, note the following points.

- (1) When one ID is defined in two slots, the one with a smaller number alone is valid.
- (2) When it is configured that slots 14 and 15 receive all IDs with Basic CAN mode, slots 14 and 15 receive all IDs which are not stored into slots 0 to 13.

CAN Module

**Acceptance Filter Support Unit (ASU)**


The acceptance filter support unit has a function to judge valid/invalid of a received ID through table search. The IDs to receive are registered in the data table; a received ID is stored in the CANi acceptance filter support register, and table search is performed with a decoded received ID. The acceptance filter support unit can be used for the IDs of the standard frame only.

The acceptance filter support unit is valid in the following cases.

- When the ID to receive cannot be masked by the acceptance filter.  
 (Example) IDs to receive: 078<sub>16</sub>, 087<sub>16</sub>, 111<sub>16</sub>
- When there are too many IDs to receive; it would take too much time to filter them by software.

Figure 1.20.23 shows the write and read of CANi acceptance filter support register in word access.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.




**Figure 1.20.23. Write/read of acceptance filter support register in word access**

## CAN Module

### Basic CAN Mode

When the BasicCAN bit of the CAN<sub>i</sub> control register is set to "1", slots 14 and 15 correspond to Basic CAN mode. When slots 14 and 15 are defined as reception slots in Basic CAN mode, received messages are stored in slots 14 and 15 alternately.

Figure 1.20.24 shows the operation of slots 14 and 15 in Basic CAN mode.



**Figure 1.20.24. Operation of slots 14 and 15 in Basic CAN mode**

When configuring Basic CAN mode, note the following points.

- (1) Selection of Basic CAN mode has to be done in reset/initialization mode.
- (2) Select the same ID for slots 14 and 15. Also, configuration of the CAN<sub>i</sub> local mask A register and that of the local mask B register has to be the same.
- (3) Define slots 14 and 15 as reception slot only.
- (4) There is no protection available against message overwrite. A message can be overwritten by a new message.
- (5) Slots 0 to 13 can be used in the same way as in normal CAN operation mode.

Concerning the CAN<sub>i</sub> message control registers and communication environment configuration, Basic CAN mode is different from normal CAN operation mode in the following points:

- (1) In normal CAN operation mode each slot can handle either data frame or remote frame, while in Basic CAN mode each slot can handle both frames. Namely, in Basic CAN mode slots 14 and 15 can receive both data frame and remote frame.
- (2) For the above (1), the data format of a received message should be identified. In Basic CAN mode, the data is judged by the RemActive bit of the CAN<sub>i</sub> message control register. The bit is cleared to "0" when the corresponding slot has received a data frame; set to "1" when the slot has received a remote frame.

Note:  $i = 0, 1$ . Channel CAN1 is not available for M16C/6N1 group.

## CAN Module

---

### Return from Bus off Function

When the protocol controller enters bus off state, it is possible to make it compulsorily return from bus off state by the return from bus off function of the CANi control register. At this time, the error state changes from bus off state to error active state. Implementation of this function initializes the protocol controller. However, registers of the CAN module such as CANi configuration register and the content of each slot are not initialized.

### Time Stamp Counter and Time Stamp Function

When the time stamp register is read, the value of the time stamp counter at the moment is read. The period of the time stamp counter reference clock is the same as that of 1 bit time that is configured by the CANi configuration register. The time stamp counter functions as a free run counter.

1/1, 1/2, 1/4, and 1/8 can be selected for the time stamp counter reference clock by configuration of the TSPreScale bits 1 and 0 of the CANi control register.

The time stamp counter is equipped with a register that captures the counter value when the protocol controller regards it as a successful reception. The captured value is stored when a time stamp value is stored in a reception slot.

### Listen-Only Mode

When the RXOnly bit of the CANi control register is set to "1", the module enters listen-only mode.

In listen-only mode, no transmission -- data frames, error frames, and ACK response -- is performed to bus.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.



## CAN Module

### Reception and Transmission

#### Configuration of CAN Reception and Transmission Mode

Table 1.20.3 shows configuration of CAN reception and transmission mode.

**Table 1.20.3. Configuration of CAN reception and transmission mode**

TrmReq	RecReq	Remote	RspLock	Communication mode of the slot
0	0	—	—	Communication environment configuration mode: configure the communication mode of the slot.
0	1	0	0	Configured as a reception slot for a data frame.
1	0	1	0	Configured as a transmission slot for a remote frame. (At this time the RemActive bit is "1".) After completion of transmission, this functions as a reception slot for a data frame. (At this time the RemActive bit is "0".) However, when an ID that matches on the CAN bus is detected before remote frame transmission, this immediately functions as a reception slot for a data frame.
1	0	0	0	Configured as a transmission slot for a data frame.
0	1	1	1/0	Configured as a reception slot for a remote frame. (At this time the RemActive bit is "1".) After completion of reception, this functions as a transmission slot for a data frame. (At this time the RemActive bit is "0".) However, transmission does not start as long as RspLock bit remains "1"; thus no automatic remote frame response. Response (transmission) starts when RspLock bit is cleared to "0".

When configuring a slot as a reception slot, note the following points.

- (1) Before configuring a slot as a reception slot, be sure to clear the CANi message control register.
- (2) A received message is stored in a slot that matches the condition first according to the result of reception mode configuration and acceptance filtering operation. Upon deciding in which slot to store, the smaller the number of the slot is, the higher priority it has.
- (3) In normal CAN operation mode, when a CAN module transmits a message of which ID matches, the CAN module never receives the transmitted data. In loop back mode, however, the CAN module receives back the transmitted data. In this case, the module does not return ACK.

When configuring a slot as a transmission slot, note the following points.


- (1) Before configuring a slot as a transmission slot, be sure to clear the CANi message control register.
- (2) Clear the TrmReq bit without fail before rewriting a transmission slot.
- (3) A transmission slot cannot be rewritten when the TrmActive bit is "1".

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.

## CAN Module

### Reception

Figure 1.20.25 shows the behavior of the module when receiving two consecutive CAN messages, that fit into the slot of the shown CAN<sub>i</sub> message a control register and leads to losing/overwriting of the first message.




**Figure 1.20.25. Timing of receive data frame sequence**

- 1) On monitoring a SOF on the CAN bus the RecState bit becomes active immediately, given the module has no transmission pending (see section "Transmission" below).
- 2) After successful reception of the message the NewData bit of the receiving slot becomes active. The InvalData bit becomes active at the same time and becomes inactive again after the complete message was transferred to the slot.
- 3) When the bit in the CAN<sub>i</sub> interrupt control register of the receiving slot is active the receive successful interrupt is requested and the CAN<sub>i</sub> status register changes. It shows the slot number where the message was stored and the RecSucc bit is active.
- 4) After reading out the message out of the slot the CPU should clear the NewData bit to signal this to the module.
- 5) If the NewData bit is not cleared by the CPU and the Receive request for the slot is not disabled before the next successful reception of a CAN message that is fitting in this slot the MsgLost bit becomes active. The new received message is transferred to the slot. The interrupt request and change of the status register is same as in 3).

Note: i = 0, 1. Channel CAN<sub>1</sub> is not available for M16C/6N1 group.

## CAN Module

### Transmission



**Figure 1.20.26. Timing of transmit sequence**

- 1) If one or more of the slots of a module has a request for transmission, the module attempts to start the transmission at the next possible time (depending on the bus condition).
- 2) The TrmActive bit of the lowest slot with transmit request is set. Also the TrmState bit is set. If the arbitration is lost against another CAN node both bits are cleared again (A).
- 3a) When the arbitration was won, but the transmission was not successful, the module will attempt to retransmit.
- 3b) When the arbitration was won and the transmission has been successful the SentData bit is set together with TrmSucc bit and the transmit successful interrupt is activated, if the according bit in the CANi interrupt control register is active. The number of the slot that was transmitted can be found in Mbox bit.
- 4) After a successful transmission the module will not attempt to send the slot again until it is reactivated. To reactivate a slot for transmission, first the TrmReq bit has to be cleared. Then the SentData bit can be cleared and the TrmReq bit set again (B). Note that the SentData bit is locked and cannot be cleared as long as TrmReq bit is active.

Note: i = 0, 1. Channel CAN1 is not available for M16C/6N1 group.

## CAN Module

---

### CAN Interrupts

The CAN module provides the following CAN interrupts. (Note 1)

- CAN0 Successful Reception Interrupt
- CAN0 Successful Transmission Interrupt
- CAN1 Successful Reception Interrupt
- CAN1 Successful Transmission Interrupt
- CAN0/1 Error Interrupt
  - Error Passive State
  - Error BusOff State
  - Bus Error (this feature can be disabled separately)
- CAN0/1 Wake Up Interrupt

When the CPU detects a successful reception/transmission interrupt, the CAN<sub>i</sub> status register must be read to determine which slot has issued the interrupt. (Note 2)

Note 1: M16C/6N1 group provides 4 interrupts. Interrupts relating to channel CAN1 are invalid for M16C/6N1 group.

Note 2:  $i = 0, 1$ . Channel CAN1 is not available for M16C/6N1 group.

## Programmable I/O Port

---

### Programmable I/O Port

There are 87 programmable I/O ports: P0 to P10 (excluding P85). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P71 and P91 are Nch open drain ports and have no built-in pull-up resistance. P85 is an input-only port and has no built-in pull-up resistance.

Figures 1.21.1 to 1.21.4 show the programmable I/O ports. Figure 1.21.5 shows the input pins.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When the pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

#### (1) Direction registers

Figure 1.21.6 shows the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin. (Note)

In memory expansion and microprocessor mode, the contents of corresponding direction register of pins A0 to A19, D0 to D15,  $\overline{CS0}$  to  $\overline{CS3}$ ,  $\overline{RD}$ ,  $\overline{WRL/WR}$ ,  $\overline{WRH/BHE}$ ,  $\overline{ALE}$ ,  $\overline{RDY}$ ,  $\overline{HOLD}$ ,  $\overline{HLDA}$  and  $\overline{BCLK}$  cannot be modified.

Note: There is no direction register bit for P85.

#### (2) Port registers

Figure 1.21.7 shows the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

In memory expansion and microprocessor mode, the contents of corresponding direction register of pins A0 to A19, D0 to D15,  $\overline{CS0}$  to  $\overline{CS3}$ ,  $\overline{RD}$ ,  $\overline{WRL/WR}$ ,  $\overline{WRH/BHE}$ ,  $\overline{ALE}$ ,  $\overline{RDY}$ ,  $\overline{HOLD}$ ,  $\overline{HLDA}$  and  $\overline{BCLK}$  cannot be modified.

#### (3) Pull-up control registers

Figure 1.21.8 shows the pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.

However, in memory expansion mode and microprocessor mode, the pull-up control register of P0 to P3, P40 to P43, and P5 is invalid.

The contents of register can be changed, but the pull-up resistance is not connected.

## Programmable I/O Port

---

### (4) Port control register

Figure 1.21.9 shows the port control register.

The bit 0 of port control register is used to read port P1 as follows:

0 : When port P1 is input port, port input level is read.

When port P1 is output port , the contents of port P1 register is read.

1 : The contents of port P1 register is read though port P1 is input/output port.

This register is valid in the following:

- External bus width is 8 bits in microprocessor mode or memory expansion mode.
- Port P1 can be used as a port in multiplexed bus for the entire space.

Programmable I/O Port





Figure 1.21.1. Programmable I/O ports (1)

**Programmable I/O Port**



**Figure 1.21.2. Programmable I/O ports (2)**



Programmable I/O Port




Figure 1.21.3. Programmable I/O ports (3)

Programmable I/O Port




Figure 1.21.4. Programmable I/O ports (4)




Figure 1.21.5. Input pins

Programmable I/O Port





Figure 1.21.6. Direction register

**Programmable I/O Port**



**Figure 1.21.7. Port register**

Programmable I/O Port




Figure 1.21.8. Pull-up control register

Programmable I/O Port




Figure 1.21.9. Port control register

Programmable I/O Port

**Table 1.21.1. Example connection of unused pins in single-chip mode**

Pin name	Connection
Ports P0 to P10 (excluding P85)	After setting for input mode, connect every pin to VSS via a resistor (pull-down); or after setting for output mode, leave these pins open.
XOUT (Note)	Open
$\overline{\text{NMI}}$	Connect via a resistor to VCC (pull-up)
AVCC	Connect to VCC
AVSS, VREF, BYTE	Connect to VSS


Note: With external clock input to XIN pin.

**Table 1.21.2. Example connection of unused pins in memory expansion mode and microprocessor mode**

Pin name	Connection
Ports P6 to P10 (excluding P85)	After setting for input mode, connect every pin to VSS via a resistor (pull-down); or after setting for output mode, leave these pins open.
P45/ $\overline{\text{CS1}}$ to P47/ $\overline{\text{CS3}}$	Sets ports to input mode, set output enable bits of $\overline{\text{CS1}}$ through $\overline{\text{CS3}}$ to "0", and connect to VCC via resistors (pull-up).
$\overline{\text{BHE}}$ , $\overline{\text{ALE}}$ , $\overline{\text{HLDA}}$ , XOUT(Note 1), BCLK(Note 2)	Open
HOLD, RDY, $\overline{\text{NMI}}$	Connect via a resistor to VCC (pull-up)
AVCC	Connect to VCC
AVSS, VREF	Connect to VSS

Note 1: With external clock input to XIN pin.

Note 2: When the BCLK output disable bit (bit 7 at address 000416) is set to "1", connect to VCC via a resistor (pull-up).



**Figure 1.21.10. Example connection of unused pins**

## Electrical Characteristics

**Table 1.22.1. Absolute maximum ratings**

Symbol	Parameter	Condition	Rated value	Unit
V <sub>cc</sub>	Supply voltage	V <sub>cc</sub> =AV <sub>cc</sub>	-0.3 to 6.5	V
AV <sub>cc</sub>	Analog supply voltage	V <sub>cc</sub> =AV <sub>cc</sub>	-0.3 to 6.5	V
V <sub>i</sub>	Input voltage RESET, CNV <sub>ss</sub> , BYTE, P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>2</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , VREF, X <sub>IN</sub>		-0.3 to V <sub>cc</sub> +0.3	V
		P7 <sub>1</sub> , P9 <sub>1</sub>		-0.3 to 6.5
V <sub>o</sub>	Output voltage P0 <sub>0</sub> to P0 <sub>7</sub> , P1 <sub>0</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> , P7 <sub>2</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> , P9 <sub>2</sub> to P9 <sub>7</sub> , P10 <sub>0</sub> to P10 <sub>7</sub> , X <sub>OUT</sub>		-0.3 to V <sub>cc</sub> +0.3	V
		P7 <sub>1</sub> , P9 <sub>1</sub> ,		-0.3 to 6.5
P <sub>d</sub>	Power dissipation	T <sub>opr</sub> =25 °C	700	mW
T <sub>opr</sub>	Operating ambient temperature		-40 to 125 (Note)	°C
T <sub>stg</sub>	Storage temperature		-65 to 150	°C

Note: In case of 85 °C guaranteed version, -40 to 85 °C.

In case of 125 °C guaranteed version, -40 to 125 °C.



## Electrical Characteristics


**Table 1.22.2. Recommended operating conditions (referenced to Vcc = 4.2 V to 5.5 V at Topr = -40 to 125 °C unless otherwise specified)**

Symbol	Parameter		Standard			Unit
			Min	Typ.	Max.	
Vcc	Supply voltage		4.2	5.0	5.5	V
AVcc	Analog supply voltage			Vcc		V
Vss	Supply voltage			0		V
AVss	Analog supply voltage			0		V
VIH	HIGH input voltage	P31 to P37, P40 to P47, P50 to P57, P60 to P67, P70, P72 to P77, P80 to P87, P90, P92 to P97, P100 to P107, XIN, RESET, CNVss, BYTE	0.8Vcc		Vcc	V
		P71, P91	0.8Vcc		6.5	V
		P00 to P07, P10 to P17, P20 to P27, P30 (during single-chip mode)	0.8Vcc		Vcc	V
		P00 to P07, P10 to P17, P20 to P27, P30 (data input function during memory expansion and microprocessor modes)	0.5Vcc		Vcc	V
VIL	LOW input voltage	P31 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE	0		0.2Vcc	V
		P00 to P07, P10 to P17, P20 to P27, P30 (during single-chip mode)	0		0.2Vcc	V
		P00 to P07, P10 to P17, P20 to P27, P30 (data input function during memory expansion and microprocessor modes)	0		0.16Vcc	V
IOH (peak)	HIGH peak output current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70, P72 to P77, P80 to P84, P86, P87, P90, P92 to P97, P100 to P107			-10.0	mA
IOH (avg)	HIGH average output current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70, P72 to P77, P80 to P84, P86, P87, P90, P92 to P97, P100 to P107			-5.0	mA
IOL (peak)	LOW peak output current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107			10.0	mA
IOL (avg)	LOW average output current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107			5.0	mA
f (XIN)	Main clock input oscillation frequency	No wait	0		16	MHz
		With wait	0		16	MHz
f (XCIN)	Subclock oscillation frequency			32.768	50	kHz

Note 1: The mean output current is the mean value within 100ms.

Note 2: The total IOL (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IOH (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IOL (peak) for ports P3, P4, P5, P6, P7, and P80 to P84 must be 80mA max. The total IOH (peak) for ports P3, P4, P5, P6, P70, P72 to P77, and P80 to P84 must be 80mA max.

Note 3: Relationship between main clock oscillation frequency and supply voltage.



Note 4: Execute case without wait, program/erase of flash memory by Vcc = 4.2V to 5.5V and f(BCLK) ≤ 6.25 MHz. Execute case with wait, program/erase of flash memory by Vcc = 4.2V to 5.5V and f(BCLK) ≤ 12.5 MHz.

**Electrical Characteristics**

**Table 1.22.3. Electrical characteristics (referenced to Vcc = 5V, Vss = AVss = 0 V at Topr = -40 to 125 °C, f(XIN) = 16MHz unless otherwise specified)**

Symbol	Parameter		Measuring condition	Standard			Unit
				Min	Typ.	Max.	
V <sub>OH</sub>	HIGH output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70, P72 to P77, P80 to P84, P86, P87, P90, P92 to P97, P100 to P107	I <sub>OH</sub> =-5mA	0.6V <sub>cc</sub>			V
V <sub>OH</sub>	HIGH output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70, P72 to P77, P80 to P84, P86, P87, P90, P92 to P97, P100 to P107	I <sub>OH</sub> =-200μA	0.9V <sub>cc</sub>			V
V <sub>OH</sub>	HIGH output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OH</sub> =-1mA	3.0		V
			LOWPOWER	I <sub>OH</sub> =-0.5mA	3.0		
	HIGH output voltage	X <sub>COUT</sub>	HIGHPOWER	With no load applied		3.0	V
			LOWPOWER	With no load applied		1.6	
V <sub>OL</sub>	LOW output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107	I <sub>OL</sub> =5mA			0.4V <sub>cc</sub>	V
V <sub>OL</sub>	LOW output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107	I <sub>OL</sub> =200μA			0.1V <sub>cc</sub>	V
V <sub>OL</sub>	LOW output voltage	X <sub>OUT</sub>	HIGHPOWER	I <sub>OL</sub> =1mA		2.0	V
			LOWPOWER	I <sub>OL</sub> =0.5mA		2.0	
	LOW output voltage	X <sub>COUT</sub>	HIGHPOWER	With no load applied		0	V
			LOWPOWER	With no load applied		0	
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT5, ADTRG, CTS0, CTS1, CLK0 to CLK3, TA2OUT to TA4OUT, NMI, KI0 to KI3, RXD0 to RXD2, SIN3		0.2		0.8	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	RESET, CNVss, BYTE		0.2		1.8	V
I <sub>IH</sub>	HIGH input current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE	V <sub>I</sub> =5V			5.0	μA
I <sub>IL</sub>	LOW input current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE	V <sub>I</sub> =0V			-5.0	μA
R <sub>PULLUP</sub>	Pull-up resistance	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70, P72 to P77, P80 to P84, P86, P87, P90, P92 to P97, P100 to P107	V <sub>I</sub> =0V	30.0	50.0	167.0	kΩ
R <sub>FXIN</sub>	Feedback resistance	XIN			1.0		MΩ
R <sub>CXIN</sub>	Feedback resistance	XCIN			6.0		MΩ
V <sub>RAM</sub>	RAM retention voltage		When clock is stopped	2.0			V

Electrical Characteristics

**Table 1.22.4. Electrical characteristics (referenced to  $V_{cc} = AV_{cc} = V_{REF} = 5V$ ,  $V_{ss} = AV_{ss} = 0V$  at  $T_{opr} = -40$  to  $125\text{ }^{\circ}\text{C}$ ,  $f(X_{IN}) = 16\text{MHz}$  unless otherwise specified)**

Symbol	Parameter	Measuring condition	Standard			Unit	
			Min.	Typ.	Max.		
I <sub>cc</sub>	Power supply current	In single-chip mode, the output pins are open and other pins are V <sub>ss</sub> .	f(X <sub>IN</sub> )=16MHz Square wave, no division	6NBMC	50	65	mA
				6NBFC	55	70	mA
				6NAMG	60	75	mA
				6NAMC	60	75	mA
				6NAFG	65	80	mA
			f(X <sub>CIN</sub> )=32kHz, square wave (Note)		200		μA
			f(X <sub>CIN</sub> )=32kHz, square wave, wait. Timer A operates with fc32.		4.0		μA
			T <sub>opr</sub> =25°C Clock is stopped.			1.0	μA
			T <sub>opr</sub> =85°C Clock is stopped.			20.0	μA
			T <sub>opr</sub> =125°C Clock is stopped.			50.0	μA

Note: For devices with flash memory the program resides in the internal RAM and FMR13 is set to "1".

Electrical Characteristics

**Vcc = 5 V**

**Table 1.22.5. A-D conversion characteristics (referenced to Vcc = AVcc = VREF = 5V,  
 Vss = AVss = 0 V at Topr = -40 to 125 °C, f(XIN) = 16MHz unless otherwise specified)**

Symbol	Parameter	Measuring condition (Note1, 2, 3)	Standard			Unit	
			Min.	Typ.	Max.		
-	Resolution	VREF = VCC = 5V			10	Bits	
-	Absolute accuracy (8bit)	VREF = AVCC = VCC = 5V, $\phi_{AD} \leq 10\text{MHz}$			$\pm 2$	LSB	
-	Absolute accuracy (10bit)	Sample & hold function disabled	VREF = AVCC = VCC = 5V, $\phi_{AD} \leq 10\text{MHz}$			$\pm 3$	LSB
		Sample & hold function enabled	VREF = AVCC = VCC = 5V, $\phi_{AD} \leq 10\text{MHz}$	AN0 to AN7 input, AN00 to AN07 input, AN20 to AN27 input, ANEX0, ANEX1 input		$\pm 3$	LSB
				External op-amp connection mode		$\pm 7$	LSB
RLADDER	Ladder resistance	VREF = VCC = 5V	10		40	k $\Omega$	
tCONV	Conversion time (10bit)	f(XIN) = 16MHz, $\phi_{AD} = f_{2AD}/2 = 8\text{MHz}$ (Note 4)	4.125			$\mu\text{s}$	
		f(XIN) = 10MHz, $\phi_{AD} = f_{2AD} = 10\text{MHz}$ (Note 4)	3.3				
tCONV	Conversion time (8bit)	f(XIN) = 16MHz, $\phi_{AD} = f_{2AD}/2 = 8\text{MHz}$ (Note 4)	3.5			$\mu\text{s}$	
		f(XIN) = 10MHz, $\phi_{AD} = f_{2AD} = 10\text{MHz}$ (Note 4)	2.8				
tsAMP	Sampling time	f(XIN) = 16MHz, $\phi_{AD} = f_{2AD}/2 = 8\text{MHz}$ (Note 4)	0.375			$\mu\text{s}$	
		f(XIN) = 10MHz, $\phi_{AD} = f_{2AD} = 10\text{MHz}$ (Note 4)	0.3				
VREF	Reference voltage		2		VCC	V	
VIA	Analog input voltage		0		VREF	V	

Note 1: Do f(XIN) in range of main clock input oscillation frequency prescribed with recommended operating conditions of table 1.22.2. Divide the f2AD if f(XIN) exceeds 10MHz, and make AD operation clock frequency ( $\phi_{AD}$ ) equal to or lower than 10MHz.

Note 2: A case without sample & hold function turn AD operation clock frequency ( $\phi_{AD}$ ) into 250kHz or more in addition to a limit of Note 2.

A case with sample & hold function turn AD operation clock frequency ( $\phi_{AD}$ ) into 1MHz or more in addition to a limit of Note 2.

Note 3: Connect AVCC pin to VCC pin and apply the same potential.

Note 4: This applies when f2AD is selected no division mode and PCLK0 is "1".

**Table 1.22.6. D-A conversion characteristics (referenced to Vcc = 5 V, VREF = 5V,  
 Vss = AVss = 0 V at Topr = -40 to 125 °C, f(XIN) = 16MHz unless otherwise specified)**

Symbol	Parameter	Measuring condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
tsu	Setup time				3	$\mu\text{s}$
RO	Output resistance		4	10	20	k $\Omega$
IVREF	Reference power supply input current	(Note)			1.5	mA

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016". The A-D converter's ladder resistance is not included. Also, when the VREF is unconnected at the A-D control register, IVREF is passed.

**Table 1.22.7. Flash memory version electrical characteristics (referenced to Vcc = 4.2 to 5.5V,  
 Vss = AVss = 0 V at Topr = 0 to 60 °C, f(XIN) = 16MHz unless otherwise specified)**

Parameter	Standard			Unit
	Min.	Typ.	Max.	
Page program time		6	120	ms
Block erase time		50	600	ms
Erase all unlocked blocks time		50 X n (Note)	600 X n (Note)	ms
Lock bit program time		6	120	ms

Note: "n" denotes the number of block erase.

Electrical Characteristics

**Vcc = 5 V**

Timing requirements (Vcc = 5 V, Vss = 0 V at Topr = -40 to 125 °C unless otherwise specified)

**Table 1.22.8. External clock input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub>	External clock input cycle time	62.5		ns
t <sub>w(H)</sub>	External clock input HIGH pulse width	25		ns
t <sub>w(L)</sub>	External clock input LOW pulse width	25		ns
t <sub>r</sub>	External clock rise time		15	ns
t <sub>f</sub>	External clock fall time		15	ns

**Table 1.22.9. Memory expansion- and microprocessor modes**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>ac1</sub> (RD-DB)	Data input access time (no wait)		(Note)	ns
t <sub>ac2</sub> (RD-DB)	Data input access time (with wait)		(Note)	ns
t <sub>ac3</sub> (RD-DB)	Data input access time (when accessing multiplex bus area)		(Note)	ns
t <sub>su</sub> (DB-RD)	Data input setup time	40		ns
t <sub>su</sub> (RDY-BCLK)	RDY input setup time	30		ns
t <sub>su</sub> (HOLD-BCLK)	HOLD input setup time	40		ns
t <sub>h</sub> (RD-DB)	Data input hold time	0		ns
t <sub>h</sub> (BCLK-RDY)	RDY input hold time	0		ns
t <sub>h</sub> (BCLK-HOLD)	HOLD input hold time	0		ns
t <sub>d</sub> (BCLK-HLDA)	HLDA output delay time		40	ns

Note: Calculated according to the BCLK frequency as follows:

$$t_{ac1}(RD - DB) = \frac{10^9}{f(BCLK) \times 2} - 45 \quad [ns]$$

$$t_{ac2}(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 45 \quad [ns]$$

$$t_{ac3}(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 45 \quad [ns]$$

Electrical Characteristics

**Vcc = 5 V**

Timing requirements (referenced to Vcc = 5 V, Vss = 0 V at Topr = -40 to 125 °C unless otherwise specified)

**Table 1.22.10. Timer A input (counter input in event counter mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TA)	TAiIN input cycle time	100		ns
t <sub>w</sub> (TAH)	TAiIN input HIGH pulse width	40		ns
t <sub>w</sub> (TAL)	TAiIN input LOW pulse width	40		ns

**Table 1.22.11. Timer A input (gating input in timer mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TA)	TAiIN input cycle time	400		ns
t <sub>w</sub> (TAH)	TAiIN input HIGH pulse width	200		ns
t <sub>w</sub> (TAL)	TAiIN input LOW pulse width	200		ns

**Table 1.22.12. Timer A input (external trigger input in one-shot timer mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TA)	TAiIN input cycle time	200		ns
t <sub>w</sub> (TAH)	TAiIN input HIGH pulse width	100		ns
t <sub>w</sub> (TAL)	TAiIN input LOW pulse width	100		ns

**Table 1.22.13. Timer A input (external trigger input in pulse width modulation mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>w</sub> (TAH)	TAiIN input HIGH pulse width	100		ns
t <sub>w</sub> (TAL)	TAiIN input LOW pulse width	100		ns

**Table 1.22.14. Timer A input (up/down input in event counter mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (UP)	TAiOUT input cycle time	2000		ns
t <sub>w</sub> (UPH)	TAiOUT input HIGH pulse width	1000		ns
t <sub>w</sub> (UPL)	TAiOUT input LOW pulse width	1000		ns
t <sub>su</sub> (UP-TiN)	TAiOUT input setup time	400		ns
t <sub>h</sub> (TiN-UP)	TAiOUT input hold time	400		ns

Electrical Characteristics

**V<sub>CC</sub> = 5 V**

Timing requirements (referenced to V<sub>CC</sub> = 5 V, V<sub>SS</sub> = 0 V at Topr = -40 to 125 °C unless otherwise specified)

**Table 1.22.15. Timer B input (counter input in event counter mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TB)	TBiN input cycle time (counted on one edge)	100		ns
t <sub>w</sub> (TBH)	TBiN input HIGH pulse width (counted on one edge)	40		ns
t <sub>w</sub> (TBL)	TBiN input LOW pulse width (counted on one edge)	40		ns
t <sub>c</sub> (TB)	TBiN input cycle time (counted on both edges)	200		ns
t <sub>w</sub> (TBH)	TBiN input HIGH pulse width (counted on both edges)	80		ns
t <sub>w</sub> (TBL)	TBiN input LOW pulse width (counted on both edges)	80		ns

**Table 1.22.16. Timer B input (pulse period measurement mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TB)	TBiN input cycle time	400		ns
t <sub>w</sub> (TBH)	TBiN input HIGH pulse width	200		ns
t <sub>w</sub> (TBL)	TBiN input LOW pulse width	200		ns

**Table 1.22.17. Timer B input (pulse width measurement mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (TB)	TBiN input cycle time	400		ns
t <sub>w</sub> (TBH)	TBiN input HIGH pulse width	200		ns
t <sub>w</sub> (TBL)	TBiN input LOW pulse width	200		ns

**Table 1.22.18. A-D trigger input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
t <sub>w</sub> (ADL)	ADTRG input LOW pulse width	125		ns

**Table 1.22.19. Serial I/O**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>c</sub> (CK)	CLKi input cycle time	200		ns
t <sub>w</sub> (CKH)	CLKi input HIGH pulse width	100		ns
t <sub>w</sub> (CKL)	CLKi input LOW pulse width	100		ns
t <sub>d</sub> (C-Q)	TxDi output delay time		80	ns
t <sub>h</sub> (C-Q)	TxDi hold time	0		ns
t <sub>su</sub> (D-C)	RxDi input setup time	30		ns
t <sub>h</sub> (C-D)	RxDi input hold time	90		ns

**Table 1.22.20. External interrupt INTi inputs**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>w</sub> (INH)	INTi input HIGH pulse width	250		ns
t <sub>w</sub> (INL)	INTi input LOW pulse width	250		ns

Electrical Characteristics

**Vcc = 5 V**

Switching characteristics (referenced to Vcc = 5 V, Vss = 0 V at Topr = -40 to 125 °C, CM15 = "1" unless otherwise specified)

**Table 1.22.21. Memory expansion mode and microprocessor mode (no wait)**

Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
td(BCLK-AD)	Address output delay time	Figure 1.22.1		25	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
th(RD-AD)	Address output hold time (RD standard)		0		ns
th(WR-AD)	Address output hold time (WR standard)		0		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
td(BCLK-ALE)	ALE signal output delay time			25	ns
th(BCLK-ALE)	ALE signal output hold time		- 4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			40	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note1)		ns
th(WR-DB)	Data output hold time (WR standard)(Note2)		0		ns

Note 1: Calculated according to the BCLK frequency as follows:


$$t_d(DB - WR) = \frac{10^9}{f(BCLK) \times 2} - 40 \quad [ns]$$

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in  
 $t = -CR \times \ln(1 - V_{OL} / V_{CC})$   
 by a circuit of the right figure.

For example, when  $V_{OL} = 0.2V_{CC}$ ,  $C = 30pF$ ,  $R = 1k\Omega$ , hold time of output "L" level is

$$t = -30pF \times 1k\Omega \times \ln(1 - 0.2V_{CC} / V_{CC}) = 6.7ns.$$





Electrical Characteristics

**Vcc = 5 V**

Switching characteristics (referenced to Vcc = 5 V, Vss = 0 V at Topr = -40 to 125 °C, CM15 = "1" unless otherwise specified)

**Table 1.22.22. Memory expansion mode and microprocessor mode (with wait, accessing external memory)**

Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
t <sub>d</sub> (BCLK-AD)	Address output delay time	Figure 1.22.1		25	ns
t <sub>h</sub> (BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t <sub>h</sub> (RD-AD)	Address output hold time (RD standard)		0		ns
t <sub>h</sub> (WR-AD)	Address output hold time (WR standard)		0		ns
t <sub>d</sub> (BCLK-CS)	Chip select output delay time			25	ns
t <sub>h</sub> (BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
t <sub>d</sub> (BCLK-ALE)	ALE signal output delay time			25	ns
t <sub>h</sub> (BCLK-ALE)	ALE signal output hold time		-4		ns
t <sub>d</sub> (BCLK-RD)	RD signal output delay time			25	ns
t <sub>h</sub> (BCLK-RD)	RD signal output hold time		0		ns
t <sub>d</sub> (BCLK-WR)	WR signal output delay time			25	ns
t <sub>h</sub> (BCLK-WR)	WR signal output hold time		0		ns
t <sub>d</sub> (BCLK-DB)	Data output delay time (BCLK standard)			40	ns
t <sub>h</sub> (BCLK-DB)	Data output hold time (BCLK standard)		4		ns
t <sub>d</sub> (DB-WR)	Data output delay time (WR standard)		(Note1)		ns
t <sub>h</sub> (WR-DB)	Data output hold time (WR standard)(Note2)		0		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$t_d(\text{DB} - \text{WR}) = \frac{10^9}{f(\text{BCLK})} - 40 \quad [\text{ns}]$$


Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in  
 $t = -CR \times \ln(1 - V_{OL} / V_{CC})$

by a circuit of the right figure.

For example, when  $V_{OL} = 0.2V_{CC}$ ,  $C = 30\text{pF}$ ,  $R = 1\text{k}\Omega$ , hold time of output "L" level is

$$t = -30\text{pF} \times 1\text{k}\Omega \times \ln(1 - 0.2V_{CC} / V_{CC}) = 6.7\text{ns}.$$



**Electrical Characteristics**

**Vcc = 5 V**

**Switching characteristics (referenced to Vcc = 5 V, Vss = 0 V at Topr = -40 to 125 °C, CM15 = "1" unless otherwise specified)**

**Table 1.22.23. Memory expansion mode and microprocessor mode (with wait, accessing external memory, multiplex bus area selected)**

Symbol	Parameter	Measuring condition	Standard		Unit
			Min.	Max.	
td(BCLK-AD)	Address output delay time	Figure 1.22.1		25	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
th(RD-AD)	Address output hold time (RD standard)		(Note)		ns
th(WR-AD)	Address output hold time (WR standard)		(Note)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
th(RD-CS)	Chip select output hold time (RD standard)		(Note)		ns
th(WR-CS)	Chip select output hold time (WR standard)		(Note)		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			40	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note)		ns
th(WR-DB)	Data output hold time (WR standard)		(Note)		ns
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)			25	ns
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)		- 4		ns
td(AD-ALE)	ALE signal output delay time (Address standard)		(Note)		ns
th(ALE-AD)	ALE signal output hold time (Address standard)		30		ns
td(AD-RD)	Post-address RD signal output delay time	0		ns	
td(AD-WR)	Post-address WR signal output delay time	0		ns	
tdZ(RD-AD)	Address output floating start time		8	ns	

Note: Calculated according to the BCLK frequency as follows:

$$\begin{aligned}
 th(RD - AD) &= \frac{10^9}{f(BCLK) \times 2} \quad [ns] & td(DB - WR) &= \frac{10^9 \times 3}{f(BCLK) \times 2} - 40 \quad [ns] \\
 th(WR - AD) &= \frac{10^9}{f(BCLK) \times 2} \quad [ns] & th(WR - DB) &= \frac{10^9}{f(BCLK) \times 2} \quad [ns] \\
 th(RD - CS) &= \frac{10^9}{f(BCLK) \times 2} \quad [ns] & td(AD - ALE) &= \frac{10^9}{f(BCLK) \times 2} - 25 \quad [ns] \\
 th(WR - CS) &= \frac{10^9}{f(BCLK) \times 2} \quad [ns] & &
 \end{aligned}$$

## Electrical Characteristics




Figure 1.22.1. Port P0 to P10 measurement circuit

Timing




Figure 1.22.2. Vcc = 5V timing diagram (1)

Timing




Figure 1.22.3. Vcc = 5V timing diagram (2)

Timing




Figure 1.22.4. Vcc = 5V timing diagram (3)

Timing




Figure 1.22.5. Vcc = 5V timing diagram (4)

Timing




Figure 1.22.6. Vcc = 5V timing diagram (5)



## Description (Flash Memory Version)

---

### Outline Performance

Table 1.23.1 shows the outline performance of the M16C/6N group (flash memory version).

**Table 1.23.1. Outline performance of the M16C/6N group (flash memory version)**

Item		Performance
Flash memory operation mode		Four modes (parallel I/O, standard serial I/O, CPU rewrite and CAN I/O)
Erase block division	User ROM area	See Figure 1.23.1
	Boot ROM area	One division (8 Kbytes) (Note)
Program method		In units of pages (in units of 256 bytes)
Erase method		Collective erase/block erase
Program/erase control method		Program/erase control by software command
Protect method		Protected for each block by lock bit
Number of commands		8 commands
Program/erase count		100 times
Data retention		10 years
ROM code protect		Parallel I/O, standard serial I/O and CAN I/O modes are supported.

Note: The boot ROM area contains a standard serial I/O and CAN I/O modes control program which is stored in it when shipped from the factory. This area can be erased and programmed in only parallel I/O mode.

Description (Flash Memory Version)

**Flash Memory**

The M16C/6N group (flash memory version) contains the flash memory that can be rewritten with a single voltage. For this flash memory, four flash memory modes are available in which to read, program, and erase: parallel I/O, standard serial I/O and CAN I/O modes in which the flash memory can be manipulated using a programmer and a CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU). Each mode is detailed in the pages to follow.

The flash memory is divided into several blocks as shown in Figure 1.23.1, so that memory can be erased one block at a time. Each block has a lock bit to enable or disable execution of an erase or program operation, allowing for data in each block to be protected.

In addition to the ordinary user ROM area to store a microcomputer operation control program, the flash memory has a boot ROM area that is used to store a program to control rewriting in CPU rewrite, standard serial I/O and CAN I/O modes. This boot ROM area has had a standard serial I/O and CAN I/O modes control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This boot ROM area can be rewritten in only parallel I/O mode.




Figure 1.23.1. Block diagram of flash memory version

## CPU Rewrite Mode (Flash Memory Version)

---

### CPU Rewrite Mode

In CPU rewrite mode, the internal flash memory can be operated on (read, program, or erase) under control of the central processing unit (CPU).

In CPU rewrite mode, only the user ROM area shown in Figure 1.23.1 can be rewritten, the boot ROM area cannot be rewritten. Make sure the program and block erase commands are issued for only the user ROM area and each block area.

The control program for CPU rewrite mode can be stored in either user ROM or boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to any area other than the internal flash memory before it can be executed.

### Microcomputer Mode and Boot Mode

The control program for CPU rewrite mode must be written into the user ROM or boot ROM area in parallel I/O mode beforehand. (If the control program is written into the boot ROM area, the standard serial I/O and CAN I/O modes become unusable.)

See Figure 1.23.1 for details about the boot ROM area.

Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVss pin low. In this case, the CPU starts operating using the control program in the user ROM area.

When the microcomputer is reset by pulling the P5s pin low, the CNVss pin high, and the P5o pin high, the CPU starts operating using the control program in the boot ROM area. This mode is called the "boot" mode. The control program in the boot ROM area can also be used to rewrite the user ROM area.

### Block Address

Block addresses refer to the maximum even address of each block. These addresses are used in the block erase command, lock bit program command, and read lock status command.

## CPU Rewrite Mode (Flash Memory Version)

---

### Outline Performance (CPU Rewrite Mode)

In the CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. Operations must be executed from a memory other than the internal flash memory, such as the internal RAM.

When the CPU rewrite mode select bit (bit 1 at address 03B716) is set to "1", transition to CPU rewrite mode occurs and software commands can be accepted.

In the CPU rewrite mode, write to and read from software commands and data into even numbered address ("0" for byte address A<sub>0</sub>) in 16 bit units. Always write 8 bit software commands into even numbered address. Commands are ignored with odd numbered addresses.

Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register.

Figure 1.24.1 shows the flash memory control register 0 and the flash memory control register 1.

Bit 0 of the flash memory control register 0 is the RY/ $\overline{\text{BY}}$  status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is "0". Otherwise, it is "1".

Bit 1 of the flash memory control register 0 is the CPU rewrite mode select bit. The CPU rewrite mode is entered by setting this bit to "1", so that software commands become acceptable. In CPU rewrite mode, the CPU becomes unable to access the internal flash memory directly. Therefore, write bit 1 in an area other than the internal flash memory. Also only when  $\overline{\text{NMI}}$  pin is "H" level. To set this bit to "1", it is necessary to write "0" and then write "1" in succession. The bit can be set to "0" by only writing a "0".

Bit 2 of the flash memory control register 0 is a lock bit disable select bit. By setting this bit to "1", it is possible to disable erase and write protect (block lock) effectuated by the lock bit data. The lock bit disable select bit only disables the lock bit function; it does not change the lock data bit value. However, if an erase operation is performed when this bit is "1", the lock bit data that is "0" (locked) is set to "1" (unlocked) after erasure. To set this bit to "1", it is necessary to write "0" and then write "1" in succession. This bit can be manipulated only when the CPU rewrite mode select bit is "1".

Bit 3 of the flash memory control register 0 is the flash memory reset bit used to reset the control circuit of the internal flash memory. This bit is used when exiting CPU rewrite mode and when flash memory access has failed. When the CPU rewrite mode select bit is "1", writing "1" for this bit resets the control circuit. To release the reset, it is necessary to set this bit to "0".


Bit 5 of the flash memory control register 0 is a user ROM area select bit which is effective in only boot mode. If this bit is set to "1" in boot mode, the area to be accessed is switched from the boot ROM area to the user ROM area. When the CPU rewrite mode needs to be used in boot mode, set this bit to "1". Note that if the microcomputer is booted from the user ROM area, it is always the user ROM area that can be accessed and this bit has no effect. When in boot mode, the function of this bit is effective regardless of whether the CPU rewrite mode is on or off. Write to this bit only when executing out of an area other than the internal flash memory.

Bit 3 of the flash memory control register 1 turns power supply to the internal flash memory on/off. When this bit is set to "1", power is not supplied to the internal flash memory, thus power dissipation can be reduced. However, in this state, the internal flash memory cannot be accessed. To set this bit to "1", it is necessary to write "0" and then write "1" in succession. Use this bit mainly in the low speed mode (when XCIN is the count source of BCLK).

When the CPU is shifted to the stop or wait modes, power to the internal flash memory is automatically shut off. It is reconnected automatically when CPU operation is restored. Therefore, it is not particularly necessary to set flash memory control register 1.


**CPU Rewrite Mode (Flash Memory Version)**

Figure 1.24.2 shows a flowchart for setting/releasing the CPU rewrite mode. Figure 1.24.3 shows a flowchart for shifting to the low speed mode. Always perform operation as indicated in these flowcharts.




**Figure 1.24.1. Flash memory control registers**

## CPU Rewrite Mode (Flash Memory Version)



**Figure 1.24.2. CPU rewrite mode set/reset flowchart**



**Figure 1.24.3. Shifting to the low speed mode flowchart**

## CPU Rewrite Mode (Flash Memory Version)

---

### Precautions on CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

#### (1) Operation speed

During CPU rewrite mode, set the BCLK as shown below using the main clock divide ratio select bit (bit 6 at address 0006<sub>16</sub> and bits 6 and 7 at address 0007<sub>16</sub>):

6.25 MHz or less when wait bit (bit 7 at address 0005<sub>16</sub>) = "0" (without internal access wait state)

12.5 MHz or less when wait bit (bit 7 at address 0005<sub>16</sub>) = "1" (with internal access wait state)

#### (2) Instructions inhibited against use

The instructions listed below cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory:

UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

#### (3) Interrupts inhibited against use

The address match interrupt cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory. If interrupts have their vector in the variable vector table, they can be used by transferring the vector into the RAM area. The  $\overline{\text{NMI}}$  and watchdog timer interrupts can be used because the flash memory control register 0 and 1 is forcibly initialized and return to normal mode when each interrupt occurs. But it is needed that the jump addresses for each interrupt are set in the fixed vector table and there is an interrupt program. Since the rewrite operation is halted when the  $\overline{\text{NMI}}$  and watchdog timer interrupts occur, it is needed that CPU rewriting mode select bit is set to "1" and the erase/program operation is performed over again.

#### (4) Internal reserved area expansion bit (bit 3 at address 0005<sub>16</sub>)

The reserved area of the internal memory can be changed by using the internal reserved area expansion bit (bit 3 at address 0005<sub>16</sub>). However, if the CPU rewrite mode select bit (bit 1 at address 03B7<sub>16</sub>) is set to "1", the internal reserved area expansion bit (bit 3 at address 0005<sub>16</sub>) also is set to "1" automatically. Similarly, if the CPU rewrite mode select bit (bit 1 at address 03B7<sub>16</sub>) is set to "0", the internal reserved area expansion bit (bit 3 at address 0005<sub>16</sub>) also is set to "0" automatically.

The precautions above apply to the products which flash memory size is over 192 Kbytes.

#### (5) Reset

Reset input is always accepted. After a reset, the addresses 0C0000<sub>16</sub> through 0CFFFF<sub>16</sub> are made a reserved area and cannot be accessed. Therefore, if your product has this area in the user ROM area, do not write any address of this area to the reset vector. This area is made accessible by changing the internal reserved area expansion bit (bit 3 at address 0005<sub>16</sub>) in a program.

#### (6) Access disable

Write CPU rewrite mode select bit, flash memory power supply off bit and user ROM area select bit only when executing out of an area other than the internal flash memory.

#### (7) How to access

For CPU rewrite mode select bit, lock bit disable select bit, and flash memory power supply off bit to be set to "1", the user needs to write a "0" and then a "1" to it in succession. When it is not this procedure, it is not enacted in "1". This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval.

Write CPU rewrite mode select bit only when executing out of an area other than the internal flash memory. Also only when  $\overline{\text{NMI}}$  pin is "H" level.

## CPU Rewrite Mode (Flash Memory Version)

---

### **(8) Writing in the user ROM area**

If power is lost while rewriting blocks that contain the flash rewrite program with the CPU rewrite mode, those blocks may not be correctly rewritten and it is possible that the flash memory can no longer be rewritten after that. Therefore, it is recommended to use the standard serial I/O mode, CAN I/O mode or parallel I/O mode to rewrite these blocks.

### **(9) Using the lock bit**

To use the CPU rewrite mode, use a boot program that can set and cancel the lock command.



## CPU Rewrite Mode (Flash Memory Version)

### Software Commands

Table 1.24.1 lists the software commands available with the M16C/6N group (flash memory version). After setting the CPU rewrite mode select bit to "1", write a software command to specify an erase or program operation. Note that when entering a software command, the upper byte (D<sub>8</sub> to D<sub>15</sub>) is ignored. The content of each software command is explained below.

**Table 1.24.1. List of software commands (CPU rewrite mode)**

Command	1st bus cycle			2nd bus cycle			3rd bus cycle		
	Mode	Address	Data (D <sub>0</sub> to D <sub>7</sub> )	Mode	Address	Data (D <sub>0</sub> to D <sub>7</sub> )	Mode	Address	Data (D <sub>0</sub> to D <sub>7</sub> )
Read array	Write	X (Note 6)	FF <sub>16</sub>						
Read status register	Write	X	70 <sub>16</sub>	Read	X	SRD (Note 2)			
Clear status register	Write	X	50 <sub>16</sub>						
Page program (Note 3)	Write	X	41 <sub>16</sub>	Write	WA0 (Note 3)	WD0 (Note 3)	Write	WA1	WD1
Block erase	Write	X	20 <sub>16</sub>	Write	BA (Note 4)	D0 <sub>16</sub>			
Erase all unlocked blocks	Write	X	A7 <sub>16</sub>	Write	X	D0 <sub>16</sub>			
Lock bit program	Write	X	77 <sub>16</sub>	Write	BA (Note 4)	D0 <sub>16</sub>			
Read lock bit status	Write	X	71 <sub>16</sub>	Read	BA (Note 4)	D <sub>6</sub> (Note 5)			

Note 1: When a software command is input, the high order byte of data (D<sub>8</sub> to D<sub>15</sub>) is ignored.

Note 2: SRD = Status Register Data

Note 3: WA = Write Address, WD = Write Data

WA and WD must be set sequentially from 00<sub>16</sub> to FE<sub>16</sub> (byte address; however, an even address). The page size is 256 bytes.

Note 4: BA = Block Address (Enter the maximum address of each block that is an even address.)

Note 5: D<sub>6</sub> corresponds to the block lock status. Block not locked when D<sub>6</sub> = "1", block locked when D<sub>6</sub> = "0".

Note 6: X denotes a given address in the user ROM area (that is an even address).

#### Read Array Command (FF<sub>16</sub>)

The read array mode is entered by writing the command code "FF<sub>16</sub>" in the 1st bus cycle. When an even address to be read is input in one of the bus cycles that follow, the content of the specified address is read out at the data bus (D<sub>0</sub> to D<sub>15</sub>), 16 bits at a time.

The read array mode is retained intact until another command is written.

#### Read Status Register Command (70<sub>16</sub>)

When the command code "70<sub>16</sub>" is written in the 1st bus cycle, the content of the status register is read out at the data bus (D<sub>0</sub> to D<sub>7</sub>) by a read in the 2nd bus cycle.

The status register is explained in the next section.

#### Clear Status Register Command (50<sub>16</sub>)

This command is used to clear the bits SR<sub>3</sub> to 5 of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code "50<sub>16</sub>" in the 1st bus cycle.

## CPU Rewrite Mode (Flash Memory Version)

### Page Program Command (4116)

Page program allows for high speed programming in units of 256 bytes. Page program operation starts when the command code "4116" is written in the 1st bus cycle. In the 2nd bus cycle through the 129th bus cycle, the write data is sequentially written 16 bits at a time. At this time, the addresses A<sub>0</sub> to A<sub>7</sub> need to be incremented by 2 from "0016" to "FE16." When the system finishes loading the data, it starts an auto write operation (data program and verify operation).

Whether the auto write operation is completed can be confirmed by reading the status register or the flash memory control register 0. At the same time the auto write operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the auto write operation starts and is returned to "1" upon completion of the auto write operation. In this case, the read status register mode remains active until the Read Array command (FF16) or Read Lock Bit Status command (7116) is written or the flash memory is reset using its reset bit.

The RY/ $\overline{\text{BY}}$  status flag of the flash memory control register 0 is "0" during auto write operation and "1" when the auto write operation is completed as is the status register bit 7.

After the auto write operation is completed, the status register can be read out to know the result of the auto write operation. For details, refer to the section where the status register is detailed.

Figure 1.24.4 shows an example of a page program flowchart.

Each block of the flash memory can be write protected by using a lock bit. For details, refer to the section where the data protect function is detailed.

Additional writes to the already programmed pages are prohibited.




Figure 1.24.4. Page program flowchart

## CPU Rewrite Mode (Flash Memory Version)

### Block Erase Command (2016/D016)

By writing the command code "2016" in the 1st bus cycle and the confirmation command code "D016" in the 2nd bus cycle that follows to the block address of a flash memory block, the system initiates an auto erase (erase and erase verify) operation.

Whether the auto erase operation is completed can be confirmed by reading the status register or the flash memory control register 0. At the same time the auto erase operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the auto erase operation starts and is returned to "1" upon completion of the auto erase operation. In this case, the read status register mode remains active until the read array command (FF16) or the read lock bit status command (7116) is written or the flash memory is reset using its reset bit.

The RY/ $\overline{\text{BY}}$  status flag of the flash memory control register 0 is "0" during auto erase operation and "1" when the auto erase operation is completed as is the status register bit 7.

After the auto erase operation is completed, the status register can be read out to know the result of the auto erase operation. For details, refer to the section where the status register is detailed.

Figure 1.24.5 shows an example of a block erase flowchart.

Each block of the flash memory can be protected against erasure by using a lock bit. For details, refer to the section where the data protect function is detailed.




Figure 1.24.5. Block erase flowchart

## CPU Rewrite Mode (Flash Memory Version)

### Erase All Unlocked Blocks Command (A716/D016)

By writing the command code "A716" in the 1st bus cycle and the confirmation command code "D016" in the 2nd bus cycle that follows, the system starts erasing blocks successively.

Whether the erase all unlock blocks command is terminated can be confirmed by reading the status register or the flash memory control register 0, in the same way as for block erase. Also, the status register can be read out to know the result of the auto erase operation.

When the lock bit disable select bit of the flash memory control register 0 is "1", all blocks are erased no matter how the lock bit is set. On the other hand, when the lock bit disable select bit is "0", the function of the lock bit is effective and only nonlocked blocks (where lock bit data is "1") are erased.

### Lock Bit Program Command (7716/D016)

By writing the command code "7716" in the 1st bus cycle and the confirmation command code "D016" in the 2nd bus cycle that follows to the block address of a flash memory block, the system sets the lock bit for the specified block to "0" (locked).

Figure 1.24.6 shows an example of a lock bit program flowchart. The status of the lock bit (lock bit data) can be read out by a read lock bit status command.

Whether the lock bit program command is terminated can be confirmed by reading the status register or the flash memory control register 0, in the same way as for page program.

For details about the function of the lock bit and how to reset the lock bit, refer to the section where the data protect function is detailed.




Figure 1.24.6. Lock bit program flowchart

## CPU Rewrite Mode (Flash Memory Version)

### Read Lock Bit Status Command (7116)

By writing the command code "7116" in the 1st bus cycle and then reading the block address of a flash memory block in the 2nd bus cycle that follows, the system reads out the status of the lock bit of the specified block on to the data bus (D6).

Figure 1.24.7 shows an example of a read lock bit program flowchart.




Figure 1.24.7. Read lock bit status flowchart

## CPU Rewrite Mode (Flash Memory Version)

---

### Data Protect Function (Block Lock)

Each block in Figure 1.23.1 has a nonvolatile lock bit to specify that the block be protected (locked) against erase/write. The lock bit program command is used to set the lock bit to "0" (locked). The lock bit of each block can be read out using the read lock bit status command.

Whether block lock is enabled or disabled is determined by the status of the lock bit and how the flash memory control register 0's lock bit disable select bit is set.

- (1) When the lock bit disable select bit is "0", a specified block can be locked or unlocked by the lock bit status (lock bit data). Blocks whose lock bit data is "0" are locked, so they are disabled against erase/write. On the other hand, the blocks whose lock bit data is "1" are not locked, so they are enabled for erase/write.
- (2) When the lock bit disable select bit is "1", all blocks are nonlocked regardless of the lock bit data, so they are enabled for erase/write. In this case, the lock bit data that is "0" (locked) is set to "1" (nonlocked) after erasure, so that the lock bit actuated lock is removed.

### Status Register

The status register indicates the operating status of the flash memory and whether an erase or program operation has terminated normally or in an error. The content of this register can be read out by only writing the read status register command (70<sub>16</sub>). Table 1.24.2 details the status register.

The status register is cleared by writing the clear status register command (50<sub>16</sub>).

After a reset, the status register is set to "80<sub>16</sub>".

Each bit in this register is explained below.

#### Write State Machine (WSM) Status (SR7)

After power on, the write state machine (WSM) status is set to "1".

The write state machine (WSM) status indicates the operating status of the device, as for output on the RY/ $\overline{\text{BY}}$  pin. This status bit is set to "0" during auto write or auto erase operation and is set to "1" upon completion of these operations.

#### Erase Status (SR5)

The erase status informs the operating status of auto erase operation to the CPU. When an erase error occurs, it is set to "1".

The erase status is reset to "0" when cleared.

## CPU Rewrite Mode (Flash Memory Version)

### Program Status (SR4)

The program status informs the operating status of auto write operation to the CPU. When a write error occurs, it is set to "1".

The program status is reset to "0" when cleared.

When an erase command is in error (which occurs if the command entered after the block erase command (20<sub>16</sub>) is not the confirmation command (D0<sub>16</sub>), both the program status and erase status (SR5) are set to "1".

When the program status or erase status is "1", only the following flash commands will be accepted: Read Array, Read Status Register, and Clear Status Register.

Also, in one of the following cases, both SR4 and SR5 are set to "1" (command sequence error):

- (1) When the valid command is not entered correctly
- (2) When the data entered in the 2nd bus cycle of lock bit program (77<sub>16</sub>/D0<sub>16</sub>), block erase (20<sub>16</sub>/D0<sub>16</sub>), or erase all unlock blocks (A7<sub>16</sub>/D0<sub>16</sub>) is not the D0<sub>16</sub> or FF<sub>16</sub>. However, if FF<sub>16</sub> is entered, read array is assumed and the command that has been set up in the 1st bus cycle is canceled.

### Block Status After Program (SR3)

If excessive data is written (phenomenon whereby the memory cell becomes depressed which results in data not being read correctly), "1" is set for the program status after program at the end of the page write operation. In other words, when writing ends successfully, "80<sub>16</sub>" is output; when writing fails, "90<sub>16</sub>" is output; and when excessive data is written, "88<sub>16</sub>" is output.


**Table 1.24.2. Definition of each bit in status register**

Each bit of SRD	Status name	Definition	
		"1"	"0"
SR7 (bit7)	Write state machine (WSM) status	Ready	Busy
SR6 (bit6)	Reserved	-	-
SR5 (bit5)	Erase status	Terminated in error	Terminated normally
SR4 (bit4)	Program status	Terminated in error	Terminated normally
SR3 (bit3)	Block status after program	Terminated in error	Terminated normally
SR2 (bit2)	Reserved	-	-
SR1 (bit1)	Reserved	-	-
SR0 (bit0)	Reserved	-	-

**CPU Rewrite Mode (Flash Memory Version)**

**Full Status Check**

By performing full status check, it is possible to know the execution results of erase and program operations. Figure 1.24.8 shows a full status check flowchart and the action to be taken when each error occurs.



**Figure 1.24.8. Full status check flowchart and remedial procedure for errors**



**Function to Inhibit Rewriting Flash Memory Version (Flash Memory Version)**

**Functions to Inhibit Rewriting Flash Memory Version**


To prevent the contents of the flash memory version from being read out or rewritten easily, the device incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode.

**ROM Code Protect Function**

The ROM code protect function is used to prohibit reading out or modifying the contents of the flash memory during parallel I/O mode and is set by using the ROM code protect control address register (0FFFFFF<sub>16</sub>). Figure 1.25.1 shows the ROM code protect control address (0FFFFFF<sub>16</sub>). (This address exists in the user ROM area.)

If one of the pair of ROM code protect bits is set to 0, ROM code protect is turned on, so that the contents of the flash memory version are protected against readout and modification. ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2, level 2 is selected by default.

If both of the two ROM code protect reset bits are set to "00", ROM code protect is turned off, so that the contents of the flash memory version can be read out or modified. Once ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O or some other mode to rewrite the contents of the ROM code protect reset bits.




**Figure 1.25.1. ROM code protect control address**

**Function to Inhibit Rewriting Flash Memory Version (Flash Memory Version)**

**ID Code Check Function**

Use this function in standard serial I/O and CAN I/O modes. When the contents of the flash memory are not blank, the ID code sent from the peripheral unit is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the peripheral unit are not accepted. The ID code consists of 8 bit data, the areas of which, beginning with the 1st byte, are 0FFFDF<sub>16</sub>, 0FFFE3<sub>16</sub>, 0FFFE<sub>16</sub>B, 0FFFEF<sub>16</sub>, 0FFFF3<sub>16</sub>, 0FFFF7<sub>16</sub>, and 0FFFFB<sub>16</sub>. Write a program which has had the ID code preset at these addresses to the flash memory.



**Figure 1.25.2. ID code store addresses**

## Appendix Parallel I/O Mode (Flash Memory Version)

---

### Parallel I/O Mode

The parallel I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is parallel.

Use an exclusive programmer supporting M16C/6N group (flash memory version).

Refer to the instruction manual of each programmer maker for the details of use.

### User ROM and Boot Rom Areas

In parallel I/O mode, the user ROM and boot ROM areas shown in Figure 1.23.1 can be rewritten. Both areas of flash memory can be operated on in the same way.

Program and block erase operations can be performed in the user ROM area. The user ROM area and its blocks are shown in Figure 1.23.1.

The boot ROM area is 8 Kbytes in size. In parallel I/O mode, it is located at addresses 0FE000<sub>16</sub> through 0FFFFFF<sub>16</sub>. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.)

In the boot ROM area, an erase block operation is applied to only one 8 Kbyte block. The boot ROM area has had a standard serial I/O and CAN I/O modes. control program stored in it when shipped from the Mitsubishi factory. Therefore, using the device in standard serial input/output and CAN I/O modes, you do not need to write to the boot ROM area.

## Appendix Standard Serial I/O Mode (Flash Memory Version)

### Pin Functions (Flash memory standard serial I/O mode)

Pin	Name	I/O	Description
Vcc, Vss	Power input		Apply program/erase protection voltage to Vcc pin and 0 V to Vss pin.
CNVss	CNVss	I	Connect to Vcc pin.
RESET	Reset input	I	Reset input pin. While reset is "L" level, more than 20cycles of clock must be input to XIN pin.
XIN	Clock input	I	Connect a ceramic resonator or a quartz crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin and open XOUT pin.
XOUT	Clock output	O	
BYTE	BYTE	I	Connect to Vss or Vcc.
AVcc, AVss	Analog power supply input		Connect AVss to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	I	Reference voltage input pin for AD converter.
P00 to P07	Input port P0	I	Input "H" or "L" level or open.
P10 to P17	Input port P1	I	Input "H" or "L" level or open.
P20 to P27	Input port P2	I	Input "H" or "L" level or open.
P30 to P37	Input port P3	I	Input "H" or "L" level or open.
P40 to P47	Input port P4	I	Input "H" or "L" level or open.
P51 to P54, P56, P57	Input port P5	I	Input "H" or "L" level or open.
P50	CE input	I	Input "H" level.
P55	EPM input	I	Input "L" level.
P60 to P63	Input port P6	I	Input "H" or "L" level or open.
P64	BUSY output	O	Standard serial I/O mode 1: BUSY signal output pin. Standard serial I/O mode 2: Monitors the boot program operation. check signal output pin.
P65	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin. Standard serial I/O mode 2: Input "L" level.
P66	RxD input	I	Serial data input pin.
P67	TxD output	O	Serial data output pin.
P70 to P77	Input port P7	I	Input "H" or "L" level or open.
P80 to P84, P86, P87	Input port P8	I	Input "H" or "L" level or open.
P85	NMI input	I	Connect to Vcc.
P90 to P94, P97	Input port P9	I	Input "H" or "L" level or open.
P95	CAN input	I	Connect to a CAN transceiver or input "H" or "L" level.
P96	CAN output	O	Connect to a CAN transceiver, connect to Vcc via a resistor or open.
P100 to P107	Input port P10	I	Input "H" or "L" level or open.

Appendix Standard Serial I/O Mode (Flash Memory Version)




Figure 1.27.1. Pin connections for serial I/O mode

## Appendix Standard Serial I/O Mode (Flash Memory Version)

---

### Standard Serial I/O Mode

The standard serial I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is serial. There are actually two standard serial I/O modes: mode 1, which is clock synchronized, and mode 2, which is asynchronous. Both modes require a purpose specific peripheral unit.

The standard serial I/O mode is different from the parallel I/O mode in that the CPU controls flash memory rewrite (uses the CPU's rewrite mode), rewrite data input and so forth. It is started when the reset is released, which is done when the P50 ( $\overline{CE}$ ) pin is "H" level, the P55 ( $\overline{EPM}$ ) pin "L" level and the CNVss pin "H" level. (In the ordinary command mode, set CNVss pin to "L" level.)

This control program is written in the boot ROM area when the product is shipped from Mitsubishi. Accordingly, make note of the fact that the standard serial I/O mode cannot be used if the boot ROM area is rewritten in the parallel I/O mode. Figure 1.27.1 shows the pin connections for the standard serial I/O mode. Serial data I/O uses UART1 and transfers the data serially in 8 bit units. Standard serial I/O switches between mode 1 (clock synchronized) and mode 2 (clock asynchronous) according to the level of CLK1 pin when the reset is released.

To use standard serial I/O mode 1 (clock synchronized), set the CLK1 pin to "H" level and release the reset. The operation uses the four UART1 pins CLK1, RxD1, TxD1 and RTS1 (BUSY). The CLK1 pin is the transfer clock input pin through which an external transfer clock is input. The TxD1 pin is for CMOS output. The RTS1 (BUSY) pin outputs an "L" level when ready for reception and an "H" level when reception starts.

To use standard serial I/O mode 2 (clock asynchronous), set the CLK1 pin to "L" level and release the reset. The operation uses the two UART1 pins RxD1 and TxD1.

In the standard serial I/O mode, only the user ROM area indicated in Figure 1.28.17 can be rewritten. The boot ROM cannot.

In the standard serial I/O mode, a 7 byte ID code is used. When there is data in the flash memory, commands sent from the peripheral unit are not accepted unless the ID code matches.

## Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

---

### Overview of Standard Serial I/O Mode 1 (Clock Synchronized)

In standard serial I/O mode 1, software commands, addresses and data are input and output between the MCU and peripheral units (serial programmer, etc.) using 4 wire clock synchronized serial I/O (UART1). Standard serial I/O mode 1 is engaged by releasing the reset with the P65 (CLK1) pin "H" level.

In reception, software commands, addresses and program data are synchronized with the rise of the transfer clock that is input to the CLK1 pin, and are then input to the MCU via the RxD1 pin. In transmission, the read data and status are synchronized with the fall of the transfer clock, and output from the TxD1 pin.

The TxD1 pin is for CMOS output. Transfer is in 8 bit units with LSB first.

When busy, such as during transmission, reception, erasing or program execution, the RTS1 (BUSY) pin is "H" level. Accordingly, always start the next transfer after the RTS1 (BUSY) pin is "L" level.

Also, data and status registers in memory can be read after inputting software commands. Status, such as the operating state of the flash memory or whether a program or erase operation ended successfully or not, can be checked by reading the status register. Here following are explained software commands, status registers, etc.

## Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

### Software Commands

Table 1.28.1 lists software commands. In the standard serial I/O mode 1, erase operations, programs and reading are controlled by transferring software commands via the RxD1 pin. Software commands are explained here below.

**Table 1.28.1. Software commands (Standard serial I/O mode 1)**

	Control command	1st byte transfer	2nd byte	3rd byte	4th byte	5th byte	6th byte		When ID is not verified
1	Page read	FF <sub>16</sub>	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
2	Page program	41 <sub>16</sub>	Address (middle)	Address (high)	Data input	Data input	Data input	Data input to 259th byte	Not acceptable
3	Block erase	20 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>				Not acceptable
4	Erase all unlocked blocks	A7 <sub>16</sub>	D0 <sub>16</sub>						Not acceptable
5	Read status register	70 <sub>16</sub>	SRD output	SRD1 output					Acceptable
6	Clear status register	50 <sub>16</sub>							Not acceptable
7	Read lock bit status	71 <sub>16</sub>	Address (middle)	Address (high)	Lock bit data output				Not acceptable
8	Lock bit program	77 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>				Not acceptable
9	Lock bit enable	7A <sub>16</sub>							Not acceptable
10	Lock bit disable	75 <sub>16</sub>							Not acceptable
11	ID check function	F5 <sub>16</sub>	Address (low)	Address (middle)	Address (high)	ID size	ID 1	To ID 7	Acceptable
12	Download function	FA <sub>16</sub>	Size (low)	Size (high)	Check-sum	Data input	To required number of times		Not acceptable
13	Version information output function	FB <sub>16</sub>	Version data output	Version data output	Version data output	Version data output	Version data output	Version data output to 9th byte	Acceptable
14	Boot ROM area output function	FC <sub>16</sub>	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
15	Read check data	FD <sub>16</sub>	Check data (low)	Check data (high)					Not acceptable

Note 1: Shading indicates transfer from flash memory microcomputer to peripheral unit. All other data is transferred from the peripheral unit to the flash memory microcomputer.

Note 2: SRD refers to status register data. SRD1 refers to status register 1 data.

Note 3: All commands can be accepted when the flash memory is totally blank.



Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Page Read Command**

This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page read command as explained here following.

- (1) Transfer the "FF16" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, data (D0 to D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first in sync with the fall of the clock.




Figure 1.28.1. Timing for page read

**Page Program Command**

This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page program command as explained here following.

- (1) Transfer the "4116" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, as write data (D0 to D7) for the page (256 bytes) specified with addresses A8 to A23 is input sequentially from the smallest address first, that page is automatically written.

When reception setup for the next 256 bytes ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. The result of the page program can be known by reading the status register. For more information, see the section on the status register.

Each block can be write-protected with the lock bit. For more information, see the section on the data protection function. Additional writing is not allowed with already programmed pages.




Figure 1.28.2. Timing for the page program

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Block Erase Command**

This command erases the data in the specified block. Execute the block erase command as explained here following.

- (1) Transfer the "20<sub>16</sub>" command code with the 1st byte.
- (2) Transfer addresses A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> with the 2nd and 3rd bytes respectively.
- (3) Transfer the verify command code "D0<sub>16</sub>" with the 4th byte. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the highest address of the specified block for addresses A<sub>8</sub> to A<sub>23</sub>.

When block erasing ends, the RTS<sub>1</sub> (BUSY) signal changes from the "H" to the "L" level. After block erase ends, the result of the block erase operation can be known by reading the status register. For more information, see the section on the status register.

Each block can be erase protected with the lock bit. For more information, see the section on the data protection function.




Figure 1.28.3. Timing for block erasing

**Erase All Unlocked Blocks Command**

This command erases the content of all blocks. Execute the erase all unlocked blocks command as explained here following.

- (1) Transfer the "A7<sub>16</sub>" command code with the 1st byte.
- (2) Transfer the verify command code "D0<sub>16</sub>" with the 2nd byte. With the verify command code, the erase operation will start and continue for all blocks in the flash memory.

When block erasing ends, the RTS<sub>1</sub> (BUSY) signal changes from the "H" to the "L" level. The result of the erase operation can be known by reading the status register. Each block can be erase protected with the lock bit. For more information, see the section on the data protection function.




Figure 1.28.4. Timing for erasing all unlocked blocks

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Read Status Register Command**

This command reads status information. When the "70<sub>16</sub>" command code is sent with the 1st byte, the contents of the status register (SRD) specified with the 2nd byte and the contents of status register 1 (SRD1) specified with the 3rd byte are read.




Figure 1.28.5. Timing for reading the status register

**Clear Status Register Command**

This command clears the bits (SR3 to SR5) which are set when the status register operation ends in error. When the "50<sub>16</sub>" command code is sent with the 1st byte, the aforementioned bits are cleared. When the clear status register operation ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level.




Figure 1.28.6. Timing for clearing the status register

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Read Lock Bit Status Command**

This command reads the lock bit status of the specified block. Execute the read lock bit status command as explained here following.

- (1) Transfer the "7116" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) The lock bit data of the specified block is output with the 4th byte. The lock bit data is the 6th bit(D6) of the output data. Write the highest address of the specified block for addresses A8 to A23.




Figure 1.28.7. Timing for reading lock bit status

**Lock Bit Program Command**

This command writes "0" (lock) for the lock bit of the specified block. Execute the lock bit program command as explained here following.

- (1) Transfer the "7716" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, "0" is written for the lock bit of the specified block. Write the highest address of the specified block for addresses A8 to A23.

When writing ends, the RTS1 (BUSY) signal changes from the "H" to the "L" level. Lock bit status can be read with the read lock bit status command. For information on the lock bit function, reset procedure and so on, see the section on the data protection function.




Figure 1.28.8. Timing for the lock bit program

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Lock Bit Enable Command**

This command enables the lock bit in blocks whose bit was disabled with the lock bit disable command. The command code "7A16" is sent with the 1st byte of the serial transmission. This command only enables the lock bit function; it does not set the lock bit itself.




Figure 1.28.9. Timing for enabling the lock bit

**Lock Bit Disable Command**

This command disables the lock bit. The command code "7516" is sent with the 1st byte of the serial transmission. This command only disables the lock bit function; it does not set the lock bit itself. However, if an erase command is executed after executing the lock bit disable command, "0" (locked) lock bit data is set to "1" (unlocked) after the erase operation ends. In any case, after the reset is cancelled, the lock bit is enabled.




Figure 1.28.10. Timing for disabling the lock bit

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**ID Check Function Command**

This command checks the ID code. Execute the boot ID check command as explained here following.

- (1) Transfer the "F5<sub>16</sub>" command code with the 1st byte.
- (2) Transfer addresses A<sub>0</sub> to A<sub>7</sub>, A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively.
- (3) Transfer the number of data sets of the ID code with the 5th byte.
- (4) The ID code is sent with the 6th byte onward, starting with the 1st byte of the code.




Figure 1.28.11. Timing for the ID check

**Download Function Command**

This command downloads a program to the RAM for execution. Execute the download command as explained here following.

- (1) Transfer the "FA<sub>16</sub>" command code with the 1st byte.
- (2) Transfer the program size with the 2nd and 3rd bytes.
- (3) Transfer the check sum with the 4th byte. The check sum is added to all data sent with the 5th byte onward.
- (4) The program to execute is sent with the 5th byte onward.

When all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM.




Figure 1.28.12. Timing for download

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Version Information Output Function Command**

This command outputs the version information of the control program stored in the boot area. Execute the version information output command as explained here following.

- (1) Transfer the "FB16" command code with the 1st byte.
- (2) The version information will be output from the 2nd byte onward. This data is composed of 8 ASCII code characters.




Figure 1.28.13. Timing for version information output

**Boot ROM Area Output Function Command**

This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Execute the boot ROM area output command as explained here following.

- (1) Transfer the "FC16" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, data (D0 to D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first, in sync with the fall of the clock.




Figure 1.28.14. Timing for boot ROM area output

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Read Check Data Command**

This command reads the check data that confirms that the write data, which was sent with the page program command, was successfully received.

- (1) Transfer the "FD16" command code with the 1st byte.
- (2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd.

To use this read check data command, first execute the command and then initialize the check data. Next, execute the page program command the required number of times. After that, when the read check command is executed again, the check data for all of the read data that was sent with the page program command during this time is read. The check data is the result of CRC operation of write data.




Figure 1.28.15. Timing for the read check data

**ID Code**

When the flash memory is not blank, the ID code sent from the peripheral units and the ID code written in the flash memory are compared to see if they match. If the codes do not match, the command sent from the peripheral units is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses 0FFFDF16, 0FFFE316, 0FFFE816, 0FFFEF16, 0FFFF316, 0FFFF716 and 0FFFFB16. Write a program into the flash memory, which already has the ID code set for these addresses.




Figure 1.28.16. ID code storage addresses



Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Data Protection Function (Block Lock)**

Each of the blocks in Figure 1.28.17 have a nonvolatile lock bit that specifies protection (block lock) against erasing/writing. A block is locked (writing "0" for the lock bit) with the lock bit program command. Also, the lock bit of any block can be read with the read lock bit status command.

Block lock disable/enable is determined by the status of the lock bit itself and execution status of the lock bit disable and lock enable bit commands.

- (1) After the reset has been cancelled and the lock bit enable command executed, the specified block can be locked/unlocked using the lock bit (lock bit data). Blocks with a "0" lock bit data are locked and cannot be erased or written in. On the other hand, blocks with a "1" lock bit data are unlocked and can be erased or written in.
- (2) After the lock bit disable command has been executed, all blocks are unlocked regardless of lock bit data status and can be erased or written in. In this case, lock bit data that was "0" (locked) before the block was erased is set to "1" (unlocked) after erasing, therefore the block is actually unlocked with the lock bit.




Figure 1.28.17. Blocks in the user area

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Status Register (SRD)**

The status register indicates operating status of the flash memory and status such as whether an erase operation or a program ended successfully or in error. It can be read by writing the read status register command (70<sub>16</sub>). Also, the status register is cleared by writing the clear status register command (50<sub>16</sub>). Table 1.28.2 gives the definition of each status register bit. After clearing the reset, the status register outputs "80<sub>16</sub>".

**Table 1.28.2. Status register (SRD)**

SRD bits	Status name	Definition	
		"1"	"0"
SR7 (bit7)	Write state machine (WSM) status	Ready	Busy
SR6 (bit6)	Reserved	-	-
SR5 (bit5)	Erase status	Terminated in error	Terminated normally
SR4 (bit4)	Program status	Terminated in error	Terminated normally
SR3 (bit3)	Block status after program	Terminated in error	Terminated normally
SR2 (bit2)	Reserved	-	-
SR1 (bit1)	Reserved	-	-
SR0 (bit0)	Reserved	-	-

**Write State Machine (WSM) Status (SR7)**

The write state machine (WSM) status indicates the operating status of the flash memory. When power is turned on, "1" (ready) is set for it. The bit is set to "0" (busy) during an auto write or auto erase operation, but it is set back to "1" when the operation ends.

**Erase Status (SR5)**

The erase status reports the operating status of the auto erase operation. If an erase error occurs, it is set to "1". When the erase status is cleared, it is set to "0".

**Program Status (SR4)**

The program status reports the operating status of the auto write operation. If a write error occurs, it is set to "1". When the program status is cleared, it is set to "0".

**Block Status After Program (SR3)**

If excessive data is written (phenomenon whereby the memory cell becomes depressed which results in data not being read correctly), "1" is set for the block status after program at the end of the page write operation. In other words, when writing ends successfully, "80<sub>16</sub>" is output; when writing fails, "90<sub>16</sub>" is output; and when excessive data is written, "88<sub>16</sub>" is output.

If "1" is written for any of the SR5, SR4 or SR3 bits, the page program, block erase, erase all unlocked blocks and lock bit program commands are not accepted. Before executing these commands, execute the clear status register command (50<sub>16</sub>) and clear the status register.

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Status Register 1 (SRD1)**

Status register 1 indicates the status of serial communications, results from ID checks and results from check sum comparisons. It can be read after the SRD by writing the read status register command (7016). Also, status register 1 is cleared by writing the clear status register command (5016).

Table 1.28.3 gives the definition of each status register 1 bit. "0016" is output when power is turned ON and the flag status is maintained even after the reset.

**Table 1.28.3. Status register 1 (SRD1)**

SRD1 bits	Status name	Definition	
		"1"	"0"
SR15 (bit7)	Boot update completed bit	Update completed	Not update
SR14 (bit6)	Reserved	-	-
SR13 (bit5)	Reserved	-	-
SR12 (bit4)	Check sum match bit	Match	Mismatch
SR11 (bit3) SR10 (bit2)	ID check completed bits	00 01 10 11	Not verified Verification mismatch Reserved Verified
SR9 (bit1)	Data receive time out	Time out	Normal operation
SR8 (bit0)	Reserved	-	-

**Boot Update Completed Bit (SR15)**

This flag indicates whether the control program was downloaded to the RAM or not, using the download function.

**Check Sum Match Bit (SR12)**

This flag indicates whether the check sum matches or not when a program, is downloaded for execution using the download function.

**ID Check Completed Bits (SR11 and SR10)**

These flags indicate the result of ID checks. Some commands cannot be accepted without an ID check.

**Data Receive Time Out (SR9)**

This flag indicates when a time out error is generated during data reception. If this flag is attached during data reception, the received data is discarded and the microcomputer returns to the command wait state.

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Full Status Check**

Results from executed erase and program operations can be known by running a full status check. Figure 1.28.18 shows a flowchart of the full status check and explains how to remedy errors which occur.




Figure 1.28.18. Full status check flowchart and remedial procedure for errors

Appendix Standard Serial I/O Mode 1 (Flash Memory Version)

**Example Circuit Application for the Standard Serial I/O Mode 1**

The below figure shows a circuit application for the standard serial I/O mode 1. Control pins will vary according to programmer, therefore see the peripheral unit manual for more information.




Figure 1.28.19. Example circuit application for the standard serial I/O mode 1

## Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

---

### Overview of Standard Serial I/O Mode 2 (Clock Asynchronized)

In standard serial I/O mode 2, software commands, addresses and data are input and output between the MCU and peripheral units (serial programmer, etc.) using 2 wire clock asynchronized serial I/O (UART1).

Standard serial I/O mode 2 is engaged by releasing the reset with the P65 (CLK1) pin "L" level.

The TxD1 pin is for CMOS output. Data transfer is in 8 bit units with LSB first, 1 stop bit and parity off.

After the reset is released, connections can be established at 9,600 bps when initial communications are made with a peripheral unit. However, this requires a main clock with 10 MHz or 16 MHz input oscillation frequency. Baud rate can also be changed from 9,600 bps, 19,200 bps or 38,400 bps by executing software commands. However, communication errors may occur because of the oscillation frequency of the main clock. If errors occur, change the main clock's oscillation frequency and the baud rate.

After executing commands from a peripheral unit that requires time to erase and write data, as with erase and program commands, allow a sufficient time interval or execute the read status command and check how processing ended, before executing the next command.

Data and status registers in memory can be read after transmitting software commands. Status, such as the operating state of the flash memory or whether a program or erase operation ended successfully or not, can be checked by reading the status register. Here following are explained the operation frequency and the baud rate, how frequency is identified and software commands.

Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

---

**Table 1.29.1. Operation frequency and the baud rate**

Operation frequency (MHz)	Baud rate 9,600bps	Baud rate 19,200bps	Baud rate 38,400bps
16MHz	√	√	√
10MHz	√	√	—

√ : Communications possible

— : Communications not possible

## Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

### Software Commands

Table 1.29.2 lists software commands. In the standard serial I/O mode 2, erase operations, programs and reading are controlled by transferring software commands via the RxD1 pin. Standard serial I/O mode 2 adds three transmission speed commands 9,600, 19,200 and 38,400 bps to the software commands of standard serial I/O mode 1. Software commands are explained here below.

**Table 1.29.2. Software commands (Standard serial I/O mode 2)**

	Control command	1st byte transfer	2nd byte	3ne byte	4th byte	5th byte	6th byte		When ID is not verified
1	Page read	FF <sub>16</sub>	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
2	Page program	41 <sub>16</sub>	Address (middle)	Address (high)	Data input	Data input	Data input	Data input to 259th byte	Not acceptable
3	Block erase	20 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>				Not acceptable
4	Erase all unlocked blocks	A7 <sub>16</sub>	D0 <sub>16</sub>						Not acceptable
5	Read status register	70 <sub>16</sub>	SRD output	SRD1 output					Acceptable
6	Clear status register	50 <sub>16</sub>							Not acceptable
7	Read lock bit status	71 <sub>16</sub>	Address (middle)	Address (high)	Lock bit data output				Not acceptable
8	Lock bit program	77 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>				Not acceptable
9	Lock bit enable	7A <sub>16</sub>							Not acceptable
10	Lock bit disable	75 <sub>16</sub>							Not acceptable
11	ID check function	F5 <sub>16</sub>	Address (low)	Address (middle)	Address (high)	ID size	ID 1	To ID 7	Acceptable
12	Download function	FA <sub>16</sub>	Size (low)	Size (high)	Check-sum	Data input	To required number of times		Not acceptable
13	Version information output function	FB <sub>16</sub>	Version data output	Version data output	Version data output	Version data output	Version data output	Version data output to 9th byte	Acceptable
14	Boot ROM area output function	FC <sub>16</sub>	Address (middle)	Address (high)	Data output	Data output	Data output	Data output to 259th byte	Not acceptable
15	Read check data	FD <sub>16</sub>	Check data (low)	Check data (high)					Not acceptable
16	Baud rate 9600	B0 <sub>16</sub>	B0 <sub>16</sub>						Acceptable
17	Baud rate 19200	B1 <sub>16</sub>	B1 <sub>16</sub>						Acceptable
18	Baud rate 38400	B2 <sub>16</sub>	B2 <sub>16</sub>						Acceptable

Note 1: Shading indicates transfer from flash memory microcomputer to peripheral unit. All other data is transferred from the peripheral unit to the flash memory microcomputer.

Note 2: SRD refers to status register data. SRD1 refers to status register 1 data.

Note 3: All commands can be accepted when the flash memory is totally blank.



Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

**Page Read Command**

This command reads the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page read command as explained here following.

- (1) Transfer the "FF<sub>16</sub>" command code with the 1st byte.
- (2) Transfer addresses A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, data (D<sub>0</sub> to D<sub>7</sub>) for the page (256 bytes) specified with addresses A<sub>8</sub> to A<sub>23</sub> will be output sequentially from the smallest address first.




Figure 1.29.1. Timing for page read

**Page Program Command**

This command writes the specified page (256 bytes) in the flash memory sequentially one byte at a time. Execute the page program command as explained here following.

- (1) Transfer the "41<sub>16</sub>" command code with the 1st byte.
- (2) Transfer addresses A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, as write data (D<sub>0</sub> to D<sub>7</sub>) for the page (256 bytes) specified with addresses A<sub>8</sub> to A<sub>23</sub> is input sequentially from the smallest address first, that page is automatically written.

The result of the page program can be known by reading the status register. For more information, see the section on the status register.

Each block can be write protected with the lock bit. For more information, see the section on the data protection function. Additional writing is not allowed with already programmed pages.




Figure 1.29.2. Timing for the page program

## Appendix Standard Serial I/O Mode 2 (Flash Memory Version)


### Block Erase Command

This command erases the data in the specified block. Execute the block erase command as explained here following.

- (1) Transfer the "20<sub>16</sub>" command code with the 1st byte.
- (2) Transfer addresses A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> with the 2nd and 3rd bytes respectively.
- (3) Transfer the verify command code "D0<sub>16</sub>" with the 4th byte. With the verify command code, the erase operation will start for the specified block in the flash memory. Write the highest address of the specified block for addresses A<sub>8</sub> to A<sub>23</sub>.

After block erase ends, the result of the block erase operation can be known by reading the status register. For more information, see the section on the status register.

Each block can be erase protected with the lock bit. For more information, see the section on the data protection function.



**Figure 1.29.3. Timing for block erasing**

### Erase All Unlocked Blocks Command

This command erases the content of all blocks. Execute the erase all unlocked blocks command as explained here following.

- (1) Transfer the "A7<sub>16</sub>" command code with the 1st byte.
- (2) Transfer the verify command code "D0<sub>16</sub>" with the 2nd byte. With the verify command code, the erase operation will start and continue for all blocks in the flash memory.

The result of the erase operation can be known by reading the status register. Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function.



**Figure 1.29.4. Timing for erasing all unlocked blocks**

Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

**Read Status Register Command**

This command reads status information. When the "70<sub>16</sub>" command code is sent with the 1st byte, the contents of the status register (SRD) specified with the 2nd byte and the contents of status register 1 (SRD1) specified with the 3rd byte are read.




Figure 1.29.5. Timing for reading the status register

**Clear Status Register Command**

This command clears the bits (SR3 to SR5) which are set when the status register operation ends in error. When the "50<sub>16</sub>" command code is sent with the 1st byte, the aforementioned bits are cleared.




Figure 1.29.6. Timing for clearing the status register

Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

**Read Lock Bit Status Command**

This command reads the lock bit status of the specified block. Execute the read lock bit status command as explained here following.

- (1) Transfer the "7116" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) The lock bit data of the specified block is output with the 4th byte. The lock bit data is the 6th bit(D6) of the output data. Write the highest address of the specified block for addresses A8 to A23.




Figure 1.29.7. Timing for reading lock bit status

**Lock Bit Program Command**

This command writes "0" (lock) for the lock bit of the specified block. Execute the lock bit program command as explained here following.

- (1) Transfer the "7716" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) Transfer the verify command code "D016" with the 4th byte. With the verify command code, "0" is written for the lock bit of the specified block. Write the highest address of the specified block for addresses A8 to A23.

Lock bit status can be read with the read lock bit status command. For information on the lock bit function, reset procedure and so on, see the section on the data protection function.




Figure 1.29.8. Timing for the lock bit program

Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

**Lock Bit Enable Command**

This command enables the lock bit in blocks whose bit was disabled with the lock bit disable command. The command code "7A16" is sent with the 1st byte of the serial transmission. This command only enables the lock bit function; it does not set the lock bit itself.




Figure 1.29.9. Timing for enabling the lock bit

**Lock Bit Disable Command**

This command disables the lock bit. The command code "7516" is sent with the 1st byte of the serial transmission. This command only disables the lock bit function; it does not set the lock bit itself. However, if an erase command is executed after executing the lock bit disable command, "0" (locked) lock bit data is set to "1" (unlocked) after the erase operation ends. In any case, after the reset is cancelled, the lock bit is enabled.




Figure 1.29.10. Timing for disabling the lock bit

Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

**ID Check Function Command**

This command checks the ID code. Execute the boot ID check command as explained here following.

- (1) Transfer the "F5<sub>16</sub>" command code with the 1st byte.
- (2) Transfer addresses A<sub>0</sub> to A<sub>7</sub>, A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub> of the 1st byte of the ID code with the 2nd, 3rd and 4th bytes respectively.
- (3) Transfer the number of data sets of the ID code with the 5th byte.
- (4) The ID code is sent with the 6th byte onward, starting with the 1st byte of the code.




Figure 1.29.11. Timing for the ID check

**Download Function Command**

This command downloads a program to the RAM for execution. Execute the download command as explained here following.

- (1) Transfer the "FA<sub>16</sub>" command code with the 1st byte.
- (2) Transfer the program size with the 2nd and 3rd bytes.
- (3) Transfer the check sum with the 4th byte. The check sum is added to all data sent with the 5th byte onward.
- (4) The program to execute is sent with the 5th byte onward.

When all data has been transmitted, if the check sum matches, the downloaded program is executed. The size of the program will vary according to the internal RAM.




Figure 1.29.12. Timing for download

Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

**Version Information Output Function Command**

This command outputs the version information of the control program stored in the boot area. Execute the version information output command as explained here following.

- (1) Transfer the "FB16" command code with the 1st byte.
- (2) The version information will be output from the 2nd byte onward. This data is composed of 8 ASCII code characters.




Figure 1.29.13. Timing for version information output

**Boot ROM Area Output Function Command**

This command outputs the control program stored in the boot ROM area in one page blocks (256 bytes). Execute the boot ROM area output command as explained here following.

- (1) Transfer the "FC16" command code with the 1st byte.
- (2) Transfer addresses A8 to A15 and A16 to A23 with the 2nd and 3rd bytes respectively.
- (3) From the 4th byte onward, data (D0 to D7) for the page (256 bytes) specified with addresses A8 to A23 will be output sequentially from the smallest address first.




Figure 1.29.14. Timing for boot ROM area output

Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

**Read Check Data Command**

This command reads the check data that confirms that the write data, which was sent with the page program command, was successfully received.

- (1) Transfer the "FD16" command code with the 1st byte.
- (2) The check data (low) is received with the 2nd byte and the check data (high) with the 3rd.

To use this read check data command, first execute the command and then initialize the check data. Next, execute the page program command the required number of times. After that, when the read check command is executed again, the check data for all of the read data that was sent with the page program command during this time is read. The check data is the result of CRC operation of write data.




Figure 1.29.15. Timing for the read check data

**Baud Rate 9600 Command**

This command changes baud rate to 9,600 bps. Execute it as follows.

- (1) Transfer the "B016" command code with the 1st byte.
- (2) After the "B016" check code is output with the 2nd byte, change the baud rate to 9,600 bps.




Figure 1.29.16. Timing of baud rate 9600



## Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

### Baud Rate 19200 Command

This command changes baud rate to 19,200 bps. Execute it as follows.

- (1) Transfer the "B116" command code with the 1st byte.
- (2) After the "B116" check code is output with the 2nd byte, change the baud rate to 19,200 bps.




Figure 1.29.17. Timing of baud rate 19200

### Baud Rate 38400 Command

This command changes baud rate to 38,400 bps. Execute it as follows.

- (1) Transfer the "B216" command code with the 1st byte.
- (2) After the "B216" check code is output with the 2nd byte, change the baud rate to 38,400 bps.




Figure 1.29.18. Timing of baud rate 38400

Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

**ID Code**

When the flash memory is not blank, the ID code sent from the peripheral units and the ID code written in the flash memory are compared to see if they match. If the codes do not match, the command sent from the peripheral units is not accepted. An ID code contains 8 bits of data. Area is, from the 1st byte, addresses 0FFFDF<sub>16</sub>, 0FFFE3<sub>16</sub>, 0FFFE<sub>16</sub>, 0FFFEF<sub>16</sub>, 0FFFF3<sub>16</sub>, 0FFFF7<sub>16</sub> and 0FFFFB<sub>16</sub>. Write a program into the flash memory, which already has the ID code set for these addresses.




Figure 1.29.19. ID code storage addresses

Appendix Standard Serial I/O Mode 2 (Flash Memory Version)

**Example Circuit Application for the Standard Serial I/O Mode 2**

The below figure shows a circuit application for the standard serial I/O mode 2.




Figure 1.29.20. Example circuit application for the standard serial I/O mode 2

## Appendix CAN I/O Mode (Flash Memory Version)

---

### CAN I/O Mode

In CAN I/O mode, output and input of the software command, address, and data required for the operations (read, program, erase, etc.) are performed to the internal flash memory. An exclusive programmer is used for this purpose.

CAN I/O mode, unlike parallel I/O mode, the CPU controls operations such as rewrite (in CPU rewrite mode) in the flash memory and CAN input for rewrite data. CAN I/O mode is started when the CNVss pin and the P50 ( $\overline{CE}$ ) pin are pulled up to "H" level, the P55 ( $\overline{EPM}$ ) pin is pulled down to "L" level, and reset is released. (In normal microprocessor mode, pull the CNVss pin down to "L" level.)

The control program is written in the boot ROM area when the device is shipped from Mitsubishi. Note, if the boot ROM area is rewritten in the parallel I/O mode, the CAN I/O mode cannot be used.

Figure 1.30.1 shows the pin connections for CAN I/O mode.

Two CAN pins are used for input and output of the CAN data: P96 (CTx) pin and P95 (CRx) pin. The P96 (CTx) pin and the P95 (CRx) pin have to be connected to the CAN transceiver IC.

In CAN I/O mode, only the user ROM area shown in Figure 1.28.17 can be rewritten; the boot ROM area cannot.

CAN I/O mode has a 7 byte ID code. When the flash memory is not blank and the ID code does not match, the command sent from the external equipment (programmer) cannot be accepted.

## Appendix CAN I/O Mode (Flash Memory Version)

### Pin Functions

Pin	Name	I/O	Description
Vcc, Vss	Power input		Apply program/erase guaranteed voltage to Vcc pin and 0 V to Vss pin.
CNVss	CNVss	I	Connect this pin to Vcc pin.
$\overline{\text{RESET}}$	Reset input	I	Reset input pin: While reset is at "L" level, 20 cycles or more clock must be input to XIN pin.
XIN	Clock input	I	Connect a ceramic resonator or a quartz crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin and leave XOUT pin open.
XOUT	Clock output	O	
BYTE	BYTE	I	Connect to Vcc or Vss.
AVcc, AVss	Analog power supply input	I	Connect AVss to Vss and AVcc to Vcc, respectively
VREF	Reference voltage input	I	Reference voltage input pin for AD converter.
P00 to P07	Input port P0	I	Input "H" or "L" level or open.
P10 to P17	Input port P1	I	Input "H" or "L" level or open.
P20 to P27	Input port P2	I	Input "H" or "L" level or open.
P30 to P37	Input port P3	I	Input "H" or "L" level or open.
P40 to P47	Input port P4	I	Input "H" or "L" level or open.
P50	$\overline{\text{CE}}$ input	I	Input "H" level.
P51 to P54, P56, P57	Input port P5	I	Input "H" or "L" level or open.
P55	$\overline{\text{EPM}}$ input	I	Input "L" level.
P60 to P64, P66	Input port P6	I	Input "H" or "L" level or open.
P65	SCLK input	I	Connect to Vss.
P67	TxD output	O	Connect to Vcc or open.
P70 to P77	Input port P7	I	Input "H" or "L" level or open.
P80 to P84 P86, P87	Input port P8	I	Input "H" or "L" level or open.
P85	$\overline{\text{NMI}}$ input	I	Connect to Vcc.
P90 to P94, P97	Input port P9	I	Input "H" or "L" level or open.
P95	CRx input	I	Connect to a CAN transceiver.
P96	CTx Output	O	Connect to a CAN transceiver.
P100 to P107	Input port P10	I	Input "H" or "L" level or open.

Appendix CAN I/O Mode (Flash Memory Version)




Figure 1.30.1. Pin connections for CAN I/O mode

## Appendix CAN I/O Mode (Flash Memory Version)

Upon entering CAN I/O mode, the microcomputer with the internal flash memory selects automatically the CAN baud rate. Table 1.30.1 lists baud rate that can be automatically selected.

**Table 1.30.1. List of selectable CAN baudrate**

Baud rate	Clock frequency of M16C/6N group microcomputer with the internal flash memory						
	16MHz	10MHz	8MHz	5MHz	4MHz	2.5MHz	2MHz
1000kbps	√	—	—	—	—	—	—
500kbps	√	√	√	—	—	—	—
250kbps	√	√	√	√	√	—	—
125kbps	√	√	√	√	√	√	√
100kbps	√	√	√	√	√	—	√
83.3kbps	√	√	√	√	√	√	√
80kbps	√	—	√	—	√	—	—
40kbps	√	√	√	—	√	—	√
20kbps	√	√	√	√	√	—	√
10kbps	√	√	√	√	√	√	√

√ : Selectable

When a configuration remote frame (see Table 1.30.2) transmitted from an external equipment (programmer) is received and CAN baud rate configuration is completed, the M16C/6N group microcomputer with the internal flash memory transmits a configuration data frame.

**Table 1.30.2. List of CAN frame at the time of baudrate selection**

Frame	Type	Format	ID	DLC (Note 1)	Data contents
Configuration remote frame	Remote	Standard	7F0 <sub>16</sub>	0	Transmit at the time of baud rate selection
Configuration data frame	Data	Standard	7F0 <sub>16</sub>	0	Transmit when M16C/6N group completes automatic baud rate selection

Note 1: DLC indicates the number of the transfer data byte.

Note 2: The shadowed part is a transfer frame from the microcomputer with the internal flash memory to an external equipment. Otherwise a transfer frame from the external equipment to the microcomputer with the internal flash memory.

Table 1.30.3 lists IDs for the CAN data transfer that the external equipment uses. Here, all are standard data frames.

**Table 1.30.3. ID for CAN data transfer that the external equipment uses**

Frame	ID	DLC (Note 1)	Data contents
Command	7FE <sub>16</sub>	1 to 5	Command that an external equipment issues
Write data	7FF <sub>16</sub>	0 to 8	Data that an external equipment transmits
Busy	7F1 <sub>16</sub>	0	To transmit when M16C/6N group accepts a command
Ready	7F2 <sub>16</sub>	0	To transmit when M16C/6N group is waiting for a command
Read data	7F3 <sub>16</sub>	0 to 8	Data that M16C/6N group transmits

Note 1: DLC indicates the number of the transfer data byte.

Note 2: The shadowed part is a transfer frame from the microcomputer with the internal flash memory to an external equipment. Otherwise a transfer frame from the external equipment to the microcomputer with the internal flash memory.

In CAN I/O mode, input and output of software commands, address, and data are performed between the microcomputer and the external equipment using a CAN interface.

Moreover, the data in a memory, status register, etc. can be read by read operation after a software command input. Status, such as operating status of the flash memory and whether program operation or erase operation is completed successfully or ended up in error, can be checked by reading the status register. An explanation of the software commands, status register, etc. are given below.

## Appendix CAN I/O Mode (Flash Memory Version)

### Software Command

Table 1.30.4 lists software commands and I/O CAN frames. In CAN I/O mode, erase operation, program, and reading are controlled by transferring software commands through the CAN bus. Software commands are explained here below.

**Table 1.30.4. List of software commands and I/O frames**

	Control command	Frame 1 (Note 1)	Frame 2	Frame 3 ~	The last frame	When ID is not verified
1	Page read	Command	Busy	Write data 32 times	Ready	Not accepted
2	Page program	Command	Busy	Write data 33 times	Ready	Not accepted
3	Block erase	Command	Busy	—	Ready	Not accepted
4	Erase all unlocked blocks	Command	Busy	—	Ready	Not accepted
5	Read status register	Command	Busy	Read data (SRD, SRD1) <sub>(Note 2)</sub>	Ready	Accepted
6	Clear status register	Command	Busy	—	Ready	Not accepted
7	Read lock bit status	Command	Busy	Read data	Ready	Not accepted
8	Lock bit program	Command	Busy	—	Ready	Not accepted
9	Lock bit enable	Command	Busy	—	Ready	Not accepted
10	Lock bit disable	Command	Busy	—	Ready	Not accepted
11	ID check function	Command	Busy	Write data	Ready	Accepted
12	Download function	Command	Busy	Write data n times	Ready	Not accepted
13	Version information output function	Command	Busy	Read data	Ready	Accepted
14	Boot ROM area output function	Command	Busy	Read data 32 times	Ready	Not accepted

Note 1: See Table 1.30.5.

Note 2: SRD signifies Status Register Data, SRD1 signifies Status Register Data 1.

Note 3: The shadowed part is transfer frame from the microcomputer with the internal flash memory to the external equipment. Otherwise transfer frame from the external equipment to the microcomputer with the internal flash memory

Note 4: All the commands can be accepted on the blank devices.

**Table 1.30.5. Contents of software command frame**

Software command		Contents of command frame				
		1st byte	2nd byte	3rd byte	4th byte	5th byte
1	Page read	FF <sub>16</sub>	Address (middle)	Address (high)	—	—
2	Page program	41 <sub>16</sub>	Address (middle)	Address (high)	—	—
3	Block erase	20 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>	—
4	Erase all unlocked blocks	A7 <sub>16</sub>	D0 <sub>16</sub>	—	—	—
5	Read status register	70 <sub>16</sub>	—	—	—	—
6	Clear status register	50 <sub>16</sub>	—	—	—	—
7	Read lock bit status	71 <sub>16</sub>	Address (middle)	Address (high)	—	—
8	Lock bit program	77 <sub>16</sub>	Address (middle)	Address (high)	D0 <sub>16</sub>	—
9	Lock bit enable	7A <sub>16</sub>	—	—	—	—
10	Lock bit disable	75 <sub>16</sub>	—	—	—	—
11	ID check function	F5 <sub>16</sub>	Address (low)	Address (middle)	Address (high)	ID size
12	Download function	FA <sub>16</sub>	Size (low)	Size (high)	Check sum	—
13	Version information output function	FB <sub>16</sub>	—	—	—	—
14	Boot ROM area output function	FC <sub>16</sub>	Address (middle)	Address (high)	—	—



## Appendix CAN I/O Mode (Flash Memory Version)

### Page Read Command

A specified page (256 bytes) of the flash memory is read in unit of 8 byte by turns. Execute the command in the following procedure:

- (1) Receive data of 3 bytes in the 1st frame: "FF16", address A8 to A15, and A16 to A23.
- (2) Transmit a busy frame on the 2nd frame.
- (3) Read sequentially from address 0XXX00<sub>16</sub> on the 3rd to 34th frame, and transmit data at every 8 bytes.
- (4) Transmit a ready frame on the 35th frame.




Figure 1.30.2. Timing of page read command

### Page Program Command

This command serves for writing data in unit of 256 bytes, to the page (256 bytes) specified in the flash memory. The command should be executed in the following procedure:

- (1) Receive data of 3 bytes in the 1st frame: "4116", address A8 to A15, and A16 to A23.
- (2) Transmit a busy frame on the 2nd frame.
- (3) Receive the write data sequentially from address 0XXX00<sub>16</sub> on the 3rd to 34th frame.
- (4) Receive DLC = "0" on the 35th frame.
- (5) Transmit a ready frame on the 36th frame after completion of flash write operation.

The result of the page program can be known by reading the status register. Refer to the section of the status register for details.

In addition, write protect on each block can be realized by the lock bit. For further details, refer to the section of the data protection function. Program cannot be done again to the page which is already programmed.




Figure 1.30.3. Timing of page program command


## Appendix CAN I/O Mode (Flash Memory Version)

### Block Erase Command

This command serves for erasing the data in the specified block. Execute the command in the following procedure:

- (1) Receive data of 4 bytes in the 1st frame: "2016", address A8 to A15, A16 to A23, and "D016".
- (2) Transmit a busy frame on the 2nd frame.
- (3) Transmit a ready frame on the 3rd frame after completion of flash erase operation.

The result of block erase can be known by reading the status register after completion of block erase. Refer to the section of the status register for details. In addition, erase protect on each block can be realized by the lock bit. For details, refer to the section of data protection function.



**Figure 1.30.4. Timing of block erase command**


### Erase All Unlocked Blocks Command

This command serves for erasing the contents of all blocks. Execute the command in the following procedures.

- (1) Receive data of 2 bytes in the 1st frame: "A716" and "D016".
- (2) Transmit a busy frame on the 2nd frame.
- (3) Transmit a ready frame on the 3rd frame after completion of erase all unlocked blocks operation.

The result of erase all unlocked blocks can be known by reading the status register after completion of erase all unlocked blocks. Refer to the section of the status register for details.

In addition, erase protect on each block can be realized by the lock bit. For details, refer to the section of data protection function.




**Figure 1.30.5. Timing of erase all unlocked blocks command**

## Appendix CAN I/O Mode (Flash Memory Version)

### Read Status Register Command

This command serves for confirmation of the operating status of the flash memory. Execute the command in the following procedure:

- (1) Receive data of 1 byte in the 1st frame: "70<sub>16</sub>".
- (2) Transmit a busy frame on the 2nd frame.
- (3) Transmit 2 bytes on the 3rd frame: SRD and SRD1.
- (4) Transmit a ready frame on the fourth frame.




**Figure 1.30.6. Timing of read status register command**

### Clear Status Register Command

This command serves for clearing the bits (SR4, SR5), that show the status register has been ended in error. Execute the command in the following procedure:

- (1) Receive 1 byte of "50<sub>16</sub>" in the 1st frame.
- (2) Transmit a busy frame on the 2nd frame.
- (3) Transmit a ready frame on the 3rd frame after completion of status register reset operation.




**Figure 1.30.7. Timing of clear status register command**

## Appendix CAN I/O Mode (Flash Memory Version)

### Read Lock Bit Status Command

This command serves for reading the state of the lock bit of a specified block. Execute the command in the following procedure:

- (1) Receive 3 bytes in the 1st frame: "71<sub>16</sub>", address A8 to A15, and A16 to A23.
- (2) Transmit a busy frame on the 2nd frame.
- (3) Transmit 1 byte of lock bit data on the 3rd frame. A state is displayed at the 6th bit of the data. "1" means that the block is not locked, "0" means that the block is locked.
- (4) Transmit a ready frame on the 4th frame.



**Figure 1.30.8. Timing of read lock bit status command**


### Lock Bit Program Command

This program serves for writing "0" (locked state) to the lock bit of a specified block. Execute the program in the following procedure:

- (1) Receive 4 bytes in the 1st frame: "77<sub>16</sub>", address A8 to A15, A16 to A23, and "D0<sub>16</sub>".
- (2) Transmit a busy frame on the 2nd frame.
- (3) Transmit a ready frame on the 3rd frame after completion of lock operation (clearing the lock bit to "0") to the specified block.

The state of a lock bit can be read by the read lock bit status command.

Refer to the section of data protection function about the function of a lock bit, reset method and others.



**Figure 1.30.9. Timing of lock bit program command**


## Appendix CAN I/O Mode (Flash Memory Version)

### Lock Bit Enable Command

This command enables again the lock bit in blocks whose bit has been disabled by the lock bit disable command. Execute the command in the following procedure:

- (1) Receive 1 byte in the 1st frame: "7A<sub>16</sub>".
- (2) Transmit a busy frame on the 2nd frame.
- (3) Transmit a ready frame on the 3rd frame after setting to enable the lock bit.

This command only enables the lock bit function, however, it does not either set or clear the lock bit itself.




**Figure 1.30.10. Timing of lock bit enable command**

### Lock Bit Disable Command

This command disables the block lock. Execute the command in the following procedure:

- (1) Receive 1 byte in the 1st frame: "75<sub>16</sub>".
- (2) Transmit a busy frame on the 2nd frame.
- (3) Transmit a ready frame on the 3rd frame after completion of lock bit disable selection.

This command only disables the lock bit function, however, it does not either set or clear the lock bit itself. The lock bit data which has been "0" (locked state) is set to "1" (unlocked state) after completion of erase operation, when erase is performed after lock bit disable command execution. The lock bit enables after reset release.



**Figure 1.30.11. Timing of lock bit disable command**


## Appendix CAN I/O Mode (Flash Memory Version)

### ID Check Function Command

This command serves for judging the ID code. Execute the command in the following procedure:

- (1) Receive 5 bytes in the 1st frame: "F516", address A0 to A7, A8 to A15, A16 to A23, and the number of ID data.
- (2) Transmit a busy frame on the 2nd frame.
- (3) Receive the ID data in the 3rd frame and on.
- (4) Receive, by DLC = "0" after completion of ID data transmission.
- (5) Transmit a ready frame on the last frame after completion of ID check.

It takes up to a maximum of 1 sec., from the transmission of the ID data on the 3rd frame to the reception of the next ready frame.




**Figure 1.30.12. Timing of ID check function command**

### Download Function Command

This command serves for download of an execution program to RAM. Execute the command in the following procedure:

- (1) Transmit 4 bytes in the 1st frame: "FA16", program size (low), program size (high), and check sum.
- (2) Transmit a busy frame on the 2nd frame.
- (3) Receive an execution program as a write data on the 3rd frame and after.
- (4) Transmit a ready frame on the last frame after completion of check sum comparison.

A transfer program will be executed after completion of ready frame transmission, if a check sum matches. The size of the transmission program varies according to the internal RAM.




**Figure 1.30.13. Timing of download function command**

## Appendix CAN I/O Mode (Flash Memory Version)

### Version Information Output Function Command

The version information on the control program stored in the boot ROM area is output. Please perform it in the following procedures.

- (1) Receive 1 byte in the 1st frame: "FB<sub>16</sub>".
- (2) Transmit a busy frame on the 2nd frame.
- (3) Transmit 8 bytes of version information on the 3rd frame.
- (4) Transmit a ready frame on the 4th frame.




**Figure 1.30.14. Timing of version information output function command**

### Boot ROM Area Output Function Command

This function serves for reading the control program stored in the boot ROM area in unit of page (256 bytes). Please perform it in the following procedure:

- (1) Receive 3 bytes in the 1st frame: "FC<sub>16</sub>", address A<sub>8</sub> to A<sub>15</sub> and A<sub>16</sub> to A<sub>23</sub>.
- (2) Transmit a busy frame on the 2nd frame.
- (3) Transmit the read data sequentially, starting from address 0XXX00<sub>16</sub> from the 3rd frame to the 34th frame.
- (4) Receive a ready frame at the 35th frame.



**Figure 1.30.15. Timing of boot ROM area output function command**

## Appendix CAN I/O Mode (Flash Memory Version)

### ID Code

If the contents of a flash memory are not blank, the microcomputer judges whether the ID code currently written in the flash memory matches the one that is sent from the external equipment. If they do not match, the command sent from the external equipment cannot be accepted. Each of the ID codes consists of 8 bit data, and the area spans, from the first byte and on, address 0FFFDF<sub>16</sub>, 0FFFE3<sub>16</sub>, 0FFFE<sub>16</sub>, 0FFFEF<sub>16</sub>, 0FFFF3<sub>16</sub>, 0FFFF7<sub>16</sub>, and 0FFFFB<sub>16</sub> respectively. Write in the flash memory a program in which the ID codes are defined beforehand.




Figure 1.30.16. Storing address of ID code



## Appendix CAN I/O Mode (Flash Memory Version)

---

### Data Protection Function (block lock)

Each block shown in Figure 1.28.17 has a nonvolatile lock bit that selects the protection (block lock) against erase/write. Writing "0" (locked state) into a lock bit is done by lock bit program command. The lock bit of each block can be read by the read lock bit status command.

Disable or enable block lock is defined by the state of the lock bit and execution status of the lock bit disable command and the lock bit enable command.

- (1) After reset release and after execution of the lock bit enable command, lock or unlock to the specified block can be selected, according to the lock bit state (lock bit data). A block of a lock bit data "0" is in locked state, and erase/write is disabled. On the other hand, a block of a lock bit data "1" is in unlocked state, and erase/write is enabled.
- (2) After lock bit disable command execution, all the blocks are in unlocked state regardless of the lock bit data, and erase/write is enabled. At this time, the lock bit data which has been "0" (locked state) is set to "1" (unlocked state) after completion of erase, and the lock by the lock bit is released.

## Appendix CAN I/O Mode (Flash Memory Version)

### Status Register (SRD)

The status register indicates operating status of the flash memory and status such as whether an erase or a program operation has been ended successfully or in error. It can be read by writing the read status register command (70<sub>16</sub>). Also, the status register is cleared by writing the clear status register command (50<sub>16</sub>). The status register outputs "80<sub>16</sub>" after reset release.

Table 1.30.6 shows the definition of each status register bit, definition of each bit is given below.

**Table 1.30.6. Status register (SRD)**

SRD bits	Status name	Definition	
		"1"	"0"
SR7 (bit7)	Write state machine (WSM) status	Ready	Busy
SR6 (bit6)	Reserved	-	-
SR5 (bit5)	Erase status	Terminated in error	Terminated normally
SR4 (bit4)	Program status	Terminated in error	Terminated normally
SR3 (bit3)	Block status after program	Terminated in error	Terminated normally
SR2 (bit2)	Reserved	-	-
SR1 (bit1)	Reserved	-	-
SR0 (bit0)	Reserved	-	-

#### Write State Machine (WSM) Status (SR7)

The write state machine (WSM) status indicates the operating status of the flash memory. When power is turned on, "1" (ready) is set for it. The bit is set to "0" (busy) during an auto write or auto erase operation, but it is set back to "1" when the operation ends.

#### Erase Status (SR5)

The erase status indicates the operating status of an auto erase operation. It is set to "1" when an erase error occurs. When the erase status is cleared, the value becomes "0".

#### Program Status (SR4)

The program status indicates the operating status of an auto write operation. It is set to "1" when an program error occurs. When the program status is cleared, the value becomes "0".

#### Block Status After Program (SR3)

This is set to "1" if excessive write (phenomenon whereby the memory cell enters depletion state which results in data not being read correctly) occurs at completion of page write. Namely, when write is completed successfully, the status register is at "80<sub>16</sub>"; the status register is at "90<sub>16</sub>" when write fails; it is at "88<sub>16</sub>" when excessive write occurs.

If any of SR5, SR4 and SR3 is set to "1", the page program, block erase, erase all unlocked blocks and lock bit program commands are not accepted. Before executing these commands, execute clear status register command (50<sub>16</sub>) to clear the status.

## Appendix CAN I/O Mode (Flash Memory Version)

### Status Register 1 (SRD1)

Status register 1 indicates the status of serial communication, results of ID checks, and result of checksum comparisons. It can be read after the SRD by writing the read status register command (70<sub>16</sub>). Also, status register 1 is cleared by writing the clear status register command (50<sub>16</sub>).

The value of the register is "00<sub>16</sub>" when power is turned on and the flag status is maintained even after the reset.

Table 1.30.7 shows the status register 1, definition of each bit is given below.

**Table 1.30.7. Status register 1 (SRD1)**

SRD1 bits	Status name	Definition	
		"1"	"0"
SR15 (bit7)	Boot updating completed bit	Updated	Not updated
SR14 (bit6)	Reserved	—	—
SR13 (bit5)	Reserved	—	—
SR12 (bit4)	Checksum match bit	Matched	Not matched
SR11 (bit3) SR10 (bit2)	ID check completed bits	b3 b2 0 0: Not verified 0 1: Verified as mismatched 1 0: Reserved 1 1: Verified	
SR9 (bit1)	Data reception time out	Time out	Successful operation
SR8 (bit0)	Reserved	—	—

#### Boot Update Completed Bit (SR15)

This bit indicates whether the control program has been downloaded to the RAM by the download function or not.

#### Checksum Match Bit (SR12)

This bit indicates whether the checksum matches or not when an execution program is downloaded by the download function.

#### ID Check Completed Bits (SR11, SR10)

These bits indicate the result of ID checks. Some commands cannot be accepted without an ID check.

#### Data Reception Time Out (SR9)

This bit indicates a time out error during data reception. If this flag is set during data reception, the received data is discarded and the microcomputer returns to the command wait state.

Appendix CAN I/O Mode (Flash Memory Version)

**Full Status Check**

Execution results of erase and program operations can be known by full status check. Figure 1.30.17 shows a flowchart of the full status check and explains how to handle errors when they occur.




Figure 1.30.17. Full status check flowchart and remedial procedure for errors

Appendix CAN I/O Mode (Flash Memory Version)

**Example Circuit Application for the CAN I/O Mode**

The figure below shows a circuit application for the CAN I/O mode. Control pins may vary according to programmer, therefore see the programmer manual for more information.




Figure 1.30.18. Example circuit application for the CAN I/O mode



## Package Outline

**100P6S-A**

(MMP)

Plastic 100pin 14X20mm body QFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
QFP100-P-1420-0.65	—	1.58	Alloy 42



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	3.05
A1	0	0.1	0.2
A2	—	2.8	—
b	0.25	0.3	0.4
c	0.13	0.15	0.2
D	13.8	14.0	14.2
E	19.8	20.0	20.2
e	—	0.65	—
HD	16.5	16.8	17.1
HE	22.5	22.8	23.1
L	0.4	0.6	0.8
L1	—	1.4	—
x	—	—	0.13
y	—	—	0.1
θ	0°	—	10°
b2	—	0.35	—
l2	1.3	—	—
MD	—	14.6	—
ME	—	20.6	—

# Renesas Technology Corp.

Nippon Bldg., 6-2, Otemachi 2-chome, Chiyoda-ku, Tokyo, 100-0004 Japan

### Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss arising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (<http://www.mitsubishichips.com>).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

