






Title		
Size	Number	Revision
A3		
Date:	16.05.2012	Sheet of
File:	C:\Users\ARM_PWR_SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	16.05.2012	Sheet of
File:	C:\Users\...ARM MEM.SchDoc	Drawn By:





Title		
Size	Number	Revision
A3		
Date:	16.05.2012	Sheet of
File:	C:\Users\...ARM_SDRAM_SchDoc	Drawn By:






Title		
Size A3	Number	Revision
Date: 16.05.2012	Sheet of	
File: C:\Users\ARM_Periph\SchDoc	Drawn By:	







Title		
Size	Number	Revision
A3		
Date:	16.05.2012	Sheet of
File:	C:\Users\ARM Config\SchDoc	Drawn By:




Title		
Size	Number	Revision
A4		
Date:	16.05.2012	Sheet of
File:	C:\Users\... \FPGA_PWR.SchDoc	Drawn By:





Title		
Size	Number	Revision
A3		
Date:	16.05.2012	Sheet of
File:	C:\Users\FPGA\SDRAM_SchDoc	Drawn By:




Title		
Size	Number	Revision
A4		
Date:	16.05.2012	Sheet of
File:	C:\Users\... \FPGA_Config.SchDoc	Drawn By:




Title		
Size	Number	Revision
A4		
Date:	16.05.2012	Sheet of
File:	C:\Users\...FPGA_DISP.SchDoc	Drawn By:



Title		
Size A4	Number	Revision
Date:	16.05.2012	Sheet of
File:	C:\Users\...\SYSCON_PWR.SchDoc	Drawn By:





Title		
Size	Number	Revision
A4		
Date:	16.05.2012	Sheet of
File:	C:\Users\...\SYSCON IO.SchDoc	Drawn By:




Title		
Size A4	Number	Revision
Date:	16.05.2012	Sheet of
File:	C:\Users\...\SYSCON Config.SchDoc	Drawn By:






Title		
Size	Number	Revision
A4		
Date:	16.05.2012	Sheet of
File:	C:\Users\...\DISP_PWR.SchDoc	Drawn By:


DDR2 SDRAM




FPGA Flash










SSTL18 Termination




NAND Flash



Title		
Size	Number	Revision
A3		
Date:	16.05.2012	Sheet of
File:	C:\Users\MEM\PWR.SchDoc	Drawn By:




Title		
Size	Number	Revision
A3		
Date:	16.05.2012	Sheet of
File:	C:\Users\...PWR_REG.SchDoc	Drawn By:




Copyright (C) 2012  
by x5444  
Revision 1


TOP



MID-3




MID-2






MID-1







MID-4



TOP





Copyright (C) 2012  
by x5444  
Revision 1

ARM JTAG

SYSCON JTAG

SYSCON IO

AM3505

ARM SYSCON

ARM RST

SC

RST

DBG

FPGA FLASH

NAND FLASH

FPGA JTAG

FPGA RST

FPGA INIT DONE

URAM

DISPLAY

IC2  
FPGA  
XC6SLX25

IC1  
ARM

USB DEV

DC - 5V

TOP SILK

5V +  
- 5V

OFF - ON

PWR  
OP

SYSCON SUPPLY

3U3

1U2

1U8

FPGA JTAG

FPGA INIT DONE

URAM

DISPLAY

IC2  
FPGA  
XC6SLX25

IC1  
ARM

USB DEV

DC - 5V

TOP SILK

5V +  
- 5V

OFF - ON

PWR  
OP

SYSCON SUPPLY

3U3

1U2

1U8

FPGA JTAG

FPGA INIT DONE

URAM

DISPLAY

IC2  
FPGA  
XC6SLX25

IC1  
ARM

USB DEV

