

LIS3LV02DQ

PRODUCT PREVIEW

MEMS INERTIAL SENSOR:

LOW VOLTAGE 3-Axis - $\pm 2g/\pm 6g$ DIGITAL OUTPUT LINEAR ACCELEROMETER

1 FEATURES

- 2.16V TO 3.6V SINGLE SUPPLY OPERATION
- 1 8V COMPATIBLE IOS
- I²C/SPI DIGITAL OUTPUT INTERFACES
- PROGRAMMABLE 12 or 16 BIT DATA REPRESENTATION
- INTERRUPT ACTIVATED BY MOTION
- PROGRAMMABLE INTERRUPT THRESHOLD
- EMBEDDED SELF TEST
- HIGH SHOCK SURVIVABILITY
- ECO-PACK COMPLIANT

2 DESCRIPTION

The LIS3LV02DQ is a three-axes digital output linear accelerometer that includes a sensing element and an IC interface able to take the information from the sensing element and to provide the measured acceleration signals to the external world through an I²C/SPI serial interface.

The sensing element, capable of detecting the acceleration, is manufactured using a dedicated process developed by ST to produce inertial sensors and actuators in silicon.

The IC interface instead is manufactured using a CMOS process that allows high level of integration to design a dedicated circuit which is factory trimmed to better match the sensing element characteristics.

The LIS3LV02DQ has a user selectable full scale of $\pm 2g$, $\pm 6g$ and it is capable of measuring acceleration

QFN-28 ORDERING NUMBER: LIS3LV02DQ

over a bandwidth (@ -3dB) of 640 Hz for all axes. The device bandwidth may be selected accordingly to the application requirements. A self-test capability allows the user to check the functioning of the system.


The device may be configured to generate an inertial wake-up/interrupt signal when a programmable acceleration threshold is crossed at least along one of the three axes.

The LIS3LV02DQ is available in plastic SMD package and it is specified over a temperature range extending from -40°C to +85°C.

The LIS3LV02DQ belongs to a family of products suitable for a variety of applications:

- Free-Fall detection
- Motion activated functions in portable terminals
- Antitheft systems and Inertial navigation
- Gaming and Virtual Reality input devices
- Vibration Monitoring and Compensation

Figure 1. BLOCK DIAGRAM




May 2005 rev. 2.1 1/27

Table 1. PIN DESCRIPTION

| N° | Pin | Function |
|--------|---------------------|--|
| 1 | NC | Internally not connected |
| 2 | GND | 0V supply |
| 3 | Vdd | Power supply |
| 4 | Reserved | Either leave unconnected or connect to GND |
| 5 | GND | 0V supply |
| 6 | RDY/INT | Data ready/inertial wake-up interrupt |
| 7, 8 | NC | Internally not connected |
| 9 | SDO | SPI Serial Data Output |
| 10 | SDA/ SDI/ SDO | I ² C Serial Data (SDA) SPI Serial Data Input (SDI) 3-wire Interface Serial Data Output (SDO) |
| 11 | Vdd_IO | Power supply for I/O pads |
| 12 | SCL/SPC | I ² C Serial Clock (SCL) SPI Serial Port Clock (SPC) |
| 13 | CS | SPI enable I ² C/SPI mode selection (1: I ² C mode; 0: SPI enabled) |
| 14, 15 | NC | Internally not connected |
| 16 | CK | Optional External clock, if not used either leave unconnected or connect to GND |
| 17 | GND | 0V supply |
| 18 | Reserved | Either leave unconnected or connect to Vdd_IO |
| 19 | Vdd | Power supply |
| 20 | Reserved | Connect to Vdd |
| 21-28 | NC | Internally not connected |





2/27

Table 2. MECHANICAL CHARACTERISTICS¹

All the parameters are specified @ Vdd=2.5V, T=25°C unless otherwise noted.

| Symbol | Parameter | Test Condition | Min. | Typ. ² | Max. | Unit |
|-----------------|---------------------------------------|---|--------|-------------------|--------|-------|
| FS | Measurement range ³ | FS bit set to 0 | | ±2.0 | | g |
| | | FS bit set to 1 | | ±6.0 | | g |
| FSAcc | Full-scale accuracy | Full-scale = 2g | FS-10% | FS | FS+10% | g |
| | | Full-scale = 6g | FS-15% | FS | FS+15% | g |
| Dres | Device Resolution | Full-scale = 2g BW=50Hz | | 1.0 | | mg |
| So | Sensitivity | Full-scale = 2g, 12 bit representation | | 1024 | | LSB/g |
| 0g-Offset | Zero-g Level Offset | Full-scale = 2g | -20 | | 20 | mg |
| TCOff | Zero-g Level Change Vs Temperature | Max Delta from 25°C | | 0.2 | | mg/°C |
| NL | Non Linearity | Best fit straight line X, Y axis Full-scale = 2g BW=50Hz | | ±2 | | % FS |
| | | Best fit straight line Z axis Full-scale = 2g BW=50Hz | | ±3 | | % FS |
| CrAx | Cross Axis | | | | 3 | % |
| V _{st} | Self test Output Change ⁴ | T = 25°C Vdd=2.5V X axis | tbd | 240 | tbd | LSB |
| | | T = 25°C Vdd=2.5V Y axis | tbd | 240 | tbd | LSB |
| | | T = 25°C Vdd=2.5V Z axis | tbd | 150 | tbd | LSB |
| BW | System Bandwidth ⁵ | | | ODRx/4 | | Hz |
| Тор | Operating Temperature Range | | -40 | | +85 | °C |
| Wh | Product Weight | | | 0.2 | | gram |

Note: 1. The product is factory calibrated at 2.5V. The device can be used from 2.16V to 3.6V

Typical specifications are not guaranteed
 Verified by wafer level test and measurement of initial offset and sensitivity



^{4.} Self Test output changes linearly with the power supply. Self test "output change" is defined as OUTPUT[LSB](Self-test bit on ctrl_reg1=1)-OUTPUT[LSB](Self-test bit on ctrl_reg1=0). 1LSB=1g/1024 at 12bit representation 5. Refer to table 3

Table 3. ELECTRICAL CHARACTERISTICS¹

All the parameters are specified @ Vdd=2.5V, T=25°C unless otherwise noted.

| Symbol | Parameter | Test Condition | Min. | Typ. ² | Max. | Unit |
|--------|--|------------------|------|-------------------|------|------|
| Vdd | Supply voltage | | 2.16 | 2.5 | 3.6 | ٧ |
| Vdd_IO | I/O pads Supply voltage | | 1.71 | | Vdd | ٧ |
| ldd | Supply current | T = 25°C | | 0.7 | 1.1 | mA |
| lddPdn | Current consumption in power-down mode | T = 25°C | | 1 | 10 | μΑ |
| ODR1 | Output Data Rate1 | Dec factor = 512 | | 40 | | Hz |
| ODR2 | Output Data Rate 2 | Dec factor = 128 | | 160 | | Hz |
| ODR3 | Output Data Rate 3 | Dec factor = 32 | | 640 | | Hz |
| ODR4 | Output Data Rate 4 | Dec factor = 8 | | 2560 | | Hz |
| BW | System Bandwidth ³ (-3dB) | | | ODRx/4 | | Hz |
| Ton | Turn-on time ⁴ | | | 5/ODRx | | ms |
| Тор | Operating Temperature Range | | -40 | | +85 | °C |

Note: 1. The product is factory calibrated at 2.5V. The device can be used from 2.16V to 3.6V

^{2.} Typical specifications are not guaranteed

Digital filter cut-off

^{4.} Time to obtain valid data after exiting Power-Down mode

ABSOLUTE MAXIMUM RATING

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 4. ABSOLUTE MAXIMUM RATING

| Symbol | Ratings | Maximum Value | Unit |
|------------------|---|-------------------|------|
| Vdd | Supply voltage | -0.3 to 6 | V |
| Vdd_IO | I/O pads Supply voltage | -0.3 to Vdd +0.1 | V |
| Vin | Input voltage on any control pin (CS, SCL/SPC, SDA/SDI/SDO, CK) | -0.3 to Vdd +0.3 | V |
| A _{POW} | Acceleration (Any axis, Powered, Vdd=2.5V) | 3000g for 0.5 ms | |
| | | 10000g for 0.1 ms | |
| A _{UNP} | Acceleration (Any axis, Unpowered) | 3000g for 0.5 ms | |
| | | 10000g for 0.1 ms | |
| T _{OP} | Operating Temperature Range | -40 to +85 | °C |
| T _{STG} | Storage Temperature Range | -40 to +125 | °C |
| ESD | Electrostatic discharge protection | Class 1: 0 - 2KV | |



This is a ESD sensitive device, improper handling can cause permanent damages to the part.



This is a mechanical shock sensitive device, improper handling can cause permanent damages to the part.

2.1 Terminology

2.1.1 Sensitivity

Sensitivity describes the gain of the sensor and can be determined e.g. by applying 1g acceleration to it. As the sensor can measure DC accelerations this can be done easily by pointing the axis of interest towards the center of the earth, note the output value, rotate the sensor by 180 degrees (point to the sky) and note the output value again. By doing so, $\pm 1g$ acceleration is applied to the sensor. Subtracting the larger output value from the smaller one and divide the result by 2 leads to the actual sensitivity of the sensor. This value changes very little over temperature and also very little over time. The Sensitivity Tolerance describes the range of Sensitivities of a large population of sensor.

2.1.2 Zero-g level

Zero-g level (Offset) describes the deviation of an actual output signal from the ideal output signal if there is no acceleration present. A sensor in a steady state on a horizontal surface will measure 0g in X axis and 0g in Y axis whereas the Z axis will measure 1g. The output is ideally in the middle of the dynamic range of the sensor (content of OUT registers 00h, 00h with 16 bit representation, data expressed as 2's complement number). A deviation from ideal value in this case is called zero-g offset. Offset is to some extend a result of stress to a precise MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Zero g level change vs. temperature". The Zero-g level of an individ-

ual sensor is very stable over lifetime. The Zero g level tolerance describes the range of zero g levels of a population of sensors.

2.1.3 Self Test

Self Test allows to test the mechanical and the electrical part of the sensor. By applying a digital code via the serial interface to the sensor an internal reference is switched to a certain area of the device and creates a defined deflection of the moveable structure. The sensing element will generate a defined signal and the interface chip will perform the signal conditioning. If the output signal changes within the specified amplitude than the sensor is working properly and the parameters of the interface chip are within tolerance. Self Test changes linearly with power supply.

3 FUNCTIONALITY

The LIS3LV02DQ is a high performance, low-power, digital output 3-axes linear accelerometer packaged in a QFN package. The complete device includes a sensing element and an IC interface able to take the information from the sensing element and to provide a signal to the external world through an I²C/SPI serial interface

3.1 Sensing element

A proprietary process is used to create a surface micro-machined accelerometer. The technology allows to carry out suspended silicon structures which are attached to the substrate in a few points called anchors and are free to move in the direction of the sensed acceleration. To be compatible with the traditional packaging techniques a cap is placed on top of the sensing element to avoid blocking the moving parts during the moulding phase of the plastic encapsulation.

When an acceleration is applied to the sensor the proof mass displaces from its nominal position, causing an imbalance in the capacitive half-bridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the sense capacitor.

At steady state the nominal value of the capacitors are few pF and when an acceleration is applied the maximum variation of the capacitive load is up to 100fF.

3.2 IC Interface

The complete measurement chain is composed by a low-noise capacitive amplifier which converts into an analog voltage the capacitive unbalancing of the MEMS sensor and by three $\Sigma\Delta$ analog-to-digital converters, one for each axis, that translate the produced signal into a digital bitstream.

The $\Sigma\Delta$ converters are tigthly coupled with dedicated reconstruction filters which remove the high frequency components of the quantization noise and provide low rate and high resolution digital words.

The charge amplifier and the $\Sigma\Delta$ converters are operated respectively at 61.5 KHz and 20.5 KHz.

The data rate at the output of the reconstruction depends on the user selected Decimation Factor (DF) and span from 40 Hz to 2560 Hz.

The acceleration data may be accessed through an I²C/SPI interface thus making the device particularly suitable for direct interfacing with a microcontroller.

The LIS3LV02DQ features a Data-Ready signal (RDY) which indicates when a new set of measured acceleration data is available thus simplifying data synchronization in digital system employing the device itself.

The LIS3LV02DQ may also be configured to generate an inertial wake-up and free-fall interrupt signal accordingly to a programmed acceleration event along the enabled axes


3.3 Factory calibration

The IC interface is factory calibrated for sensitivity (So) and Zero-g level (0g-Offset).

The trimming values are stored inside the device by a non volatile structure. Any time the device is turned on, the trimming parameters are downloaded into the registers to be employed during the normal operation. This allows the user to employ the device without further calibration.

4 APPLICATION HINTS

Figure 3. LIS3LV02DQ Electrical Connection



The device core is supplied through Vdd line (Vdd typ=2.5V) while the I/O pads are supplied through Vdd_IO. Power supply decoupling capacitors (100 nF ceramic, 10 μ F AI) should be placed as near as possible to the pin 3 of the device (common design practice). All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (refer to Fig. 3). The functionality of the device and the measured acceleration data is selectable and accessible through the I²C/SPI interface. When using the I²C. CS must be tied high while SDO must be left floating.

4.1 Soldering Information

The QFN-28 package is lead free and green package qualified for soldering heat resistance according to JEDEC J-STD-020D. Land pattern and soldering recommendations are available upon request

5 DIGITAL INTERFACES

The registers embedded inside the LIS3LV02DQ may be accessed through both the I²C and SPI serial interfaces. The latter may be SW configured to operate either in SPI mode or in 3-wire interface mode.

The serial interfaces are mapped onto the same pads. To select/exploit the I²C interface, CS line must be tied high (i.e connected to Vdd).

| SERIAL | INTERFACE | PIN | DESCRIP | TION |
|--------|-----------|-----|---------|------|
|--------|-----------|-----|---------|------|

| PIN Name | PIN Description |
|-------------|--|
| CS | SPI enable I ² C/SPI mode selection (1: I ² C mode; 0: SPI enabled) |
| SCL/SPC | I ² C Serial Clock (SCL) SPI Serial Port Clock (SPC) |
| SDA/SDI/SDO | I ² C Serial Data (SDA) SPI Serial Data Input (SDI) 3-wire Interface Serial Data Output (SDO) |
| SDO | SPI Serial Data Output (SDO) |

5.1 I²C Serial Interface

The LIS3LV02DQ I²C is a bus slave. The I²C is employed to write the data into the registers whose content can also be read back.

The relevant I²C terminology is given in the table below

SERIAL INTERFACE PIN DESCRIPTION

| Term | Description |
|-------------|--|
| Transmitter | The device which sends data to the bus |
| Receiver | The device which receives data from the bus |
| Master | The device which initiates a transfer, generates clock signals and terminates a transfer |
| Slave | The device addressed by the master |

There are two signals associated with the I²C bus: the Serial Clock Line (SCL) and the Serial DAta line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines are connected to Vdd through a pull-up resistor embedded inside the LIS3LV02DQ. When the bus is free both the lines are high.

5.1.1 I²C Operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the Master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the Master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the Master. The Slave ADdress (SAD) associated to the LIS3LV02DQ is 0011101.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowl-

edge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data has been received.

The I²C embedded inside the LIS3LV02DQ behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a salve address is sent, once a slave acknowledge (SAK) has been returned, a 8-bit sub-address will be transmitted: the 7 LSB represent the actual register address while the MSB enables address autoincrement. If the MSB of the SUB field is 1, the SUB (register address) will be automatically incremented to allow multiple data read/write.

The slave address is completed with a Read/Write bit. If the bit was '1' (Read), a repeated START (SR) condition will have to be issued after the two sub-address bytes; if the bit is '0' (Write) the Master will transmit to the slave with direction unchanged.

Transfer when Master is writing one byte to slave

| | Master | ST | SAD + W | | SUB | | DATA | | SP |
|---|--------|----|---------|-----|-----|-----|------|-----|----|
| ĺ | Slave | | | SAK | | SAK | | SAK | |

Transfer when Master is writing multiple bytes to slave:

| Master | ST | SAD + W | | SUB | | DATA | | DATA | | SP |
|--------|----|---------|-----|-----|-----|------|-----|------|-----|----|
| Slave | | | SAK | | SAK | | SAK | | SAK | |

Transfer when Master is receiving (reading) one byte of data from slave:

| Master | ST | SAD + W | | SUB | | SR | SAD + R | | | NMAK | SP |
|--------|----|---------|-----|-----|-----|----|---------|-----|------|------|----|
| Slave | | | SAK | | SAK | | | SAK | DATA | | |

Transfer when Master is receiving (reading) multiple bytes of data from slave

| Master | ST | SAD + W | | SUB | | SR | SAD + R | | | MAK |
|--------|----|---------|-----|-----|-----|----|---------|-----|------|-----|
| Slave | | | SAK | | SAK | | | SAK | DATA | |

| Master | | MAK | | NMAK | SP |
|--------|------|-----|------|------|----|
| Slave | DATA | | DATA | | |

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the Most Significant Bit (MSB) first. If a receiver can't receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn't acknowledge the slave address (i.e. it is not able to receive because it is performing some real time function) the data line must be left HIGH by the slave. The Master can then abort the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In order to read multiple bytes, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of first register to read.

In the presented communication format MAK is Master Acknowledge and NMAK is No Master Acknowledge.




5.2 SPI Bus Interface

The LIS3LV02DQ SPI is a bus slave. The SPI allows to write and read the registers of the device.

The Serial Interface interacts with the outside world with 4 wires: SPE, SPC, SPDI and SPDO.

Figure 4. Read & write protocol



SPE is the Serial Port Enable and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. **SPC** is the Serial Port Clock and it is controlled by the SPI master. It is stopped high when **SPE** is high (no transmission). **SPDI** and **SPDO** are respectively the Serial Port Data Input and Output. Those lines are driven at the falling edge of **SPC** and should be captured at the rising edge of **SPC**.

Both the Read Register and Write Register commands are completed in 16 clocks pulses or in multiple of 8 in case of multiple byte read/write. Bit duration is the time between two falling edges of **SPC**. The first bit (bit 0) starts at the first falling edge of **SPC** after the falling edge of **SPE** while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the rising edge of **SPE**.

bit 0: RW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In latter case, the chip will drive **SPDO** at the start of bit 8.

bit 1: M\$\overline{S}\$ bit. When 0, the address will remain unchanged in multiple read/write commands. When 1, the address will be auto incremented in multiple read/write commands.

bit 2-7: address AD(5:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that will be written into the device (MSb first).


bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).

In multiple read/write commands further blocks of 8 clock periods will be added. When MS bit is 0 the address used to read/write data remains the same for every block. When MS bit is 1 the address used to read/write data is incremented at every block.

The function and the behavior of SPDI and SPDO remain unchanged.

5.2.1 SPI Read

Figure 5. SPI Read protocol



The SPI Read command is performed with 16 clock pulses. Multiple byte read command is performed adding blocks of 8 clocks pulses at the previous one.

bit 0: READ bit. The value is 1.


bit 1: MS bit. When 0 do not increment address, when 1 increment address in multiple reading.

bit 2-7: address AD(5:0). This is the address field of the indexed register.

bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).


bit 16-...: data DO(...-8). Further data in multiple byte reading.

Figure 6. Multiple bytes SPI Read Protocol (2 bytes example)



5.2.2 SPI Write

Figure 7. SPI Write protocol



LIS3LV02DQ

The SPI Write command is performed with 16 clock pulses. Multiple byte write command is performed adding blocks of 8 clock pulses at the previous one.

bit 0: WRITE bit. The value is 0.


bit 1: \overline{MS} bit. When 0 do not increment address, when 1 increment address in multiple writing.

bit 2 -7: address AD(5:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that will be written inside the device (MSb first).

bit 16-...: data DI(...-8). Further data in multiple byte writing.


Figure 8. Multiple bytes SPI Write Protocol (2 bytes example)



5.2.3 SPI Read in 3-wires mode

3-wires mode is entered by setting to 1 bit SIM (SPI Serial Interface Mode selection) in CTRL_REG2.

Figure 9. SPI Read protocol in 3-wires mode



The SPI Read command is performed with 16 clock pulses:

bit 0: READ bit. The value is 1.

bit 1: MS bit. When 0 do not increment address, when 1 increment address in multiple reading.

bit 2-7: address AD(5:0). This is the address field of the indexed register.

bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).

Multiple read command is also available in 3-wires mode.

6 REGISTERS MAPPING

The table given below provides a listing of the registers embedded in the device and the related address.

Registers address map

| Reg. Name | Туре | Register Ac | ddress | Size | Comment | |
|-------------------|------|-------------------|---------|-------|----------------|--|
| | | Binary | Hex | (Bit) | | |
| | | 0000000 - 0010101 | 00 - 15 | | Reserved | |
| OFFSET_X | rw | 0010110 | 16 | 8 | Loaded at boot | |
| OFFSET_Y | rw | 0010111 | 17 | 8 | Loaded at boot | |
| OFFSET_Z | rw | 0011000 | 18 | 8 | Loaded at boot | |
| GAIN_X | rw | 0011001 | 19 | 8 | Loaded at boot | |
| GAIN_Y | rw | 0011010 | 1A | 8 | Loaded at boot | |
| GAIN_Z | rw | 0011011 | 1B | 8 | Loaded at boot | |
| | | 0011100 -0011101 | 1C-1D | | Reserved | |
| CROSS-AXIS XZ, YZ | r | 0011110 | 1E | | | |
| CROSS-AXIS XY | r | 0011111 | 1F | | | |
| CTRL_REG1 | rw | 0100000 | 20 | 8 | | |
| CTRL_REG2 | rw | 0100001 | 21 | 8 | | |
| CTRL_REG3 | rw | 0100011 | 22 | 8 | | |
| HP_FILTER RESET | r | 0100011 | 23 | 8 | Dummy register | |
| | | 0100100-0100110 | 24-26 | | Not Used | |
| STATUS_REG | rw | 0100111 | 27 | 8 | | |
| OUTX_L | r | 0101000 | 28 | 8 | | |
| OUTX_H | r | 0101001 | 29 | 8 | | |
| OUTY_L | r | 0101010 | 2A | 8 | | |
| OUTY_H | r | 0101011 | 2B | 8 | | |
| OUTZ_L | r | 0101100 | 2C | 8 | | |
| OUTZ_H | r | 0101101 | 2D | 8 | | |
| TEMP_SENS | r | 0101110 | 2E | 8 | | |
| | | 0101111 | 2F | | Not Used | |
| FF_WU_CFG | rw | 0110000 | 30 | 8 | | |

Registers address map

| Reg. Name | Туре | Register Ad | dress | Size | Comment |
|----------------|------|-----------------|-------|-------|----------------|
| | | Binary | Hex | (Bit) | |
| FF_WU_SRC | rw | 0110001 | 31 | | |
| FF_WU_ACK | r | 0110010 | 32 | | Dummy register |
| | | 0110011 | 33 | | Not Used |
| FF_WU_THS_L | rw | 0110100 | 34 | | |
| FF_WU_THS_H | w | 0110101 | 35 | | |
| FF_WU_DURATION | rw | 0110110 | 36 | | |
| | | 0110111 | 37 | | Not Used |
| DD_CFG | rw | 0111000 | 38 | | |
| DD_SRC | rw | 0111001 | 39 | | |
| DD_ACK | r | 0111010 | 3A | | Dummy register |
| | | 0111011 | 3B | | Not Used |
| DD_THSI_L | rw | 0111100 | 3C | | |
| DD_THSI_H | rw | 0111101 | 3D | | |
| DD_THSE_L | rw | 0111110 | 3E | | |
| DD_THSE_H | rw | 0111111 | 3F | | |
| | | 1000000-1111111 | 40-7F | | Reserved |

Registers marked as reserved must not be changed. The writing to those registers might cause permanent damages to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered-up.

7 REGISTERS DESCRIPTION

The device contains a set of registers which are used to control its behavior and to retrieve acceleration data. The registers 7.1 to 7.8 contains the factory calibration values, it is not necessary to change their value for device functionary.

7.1 OFFSET_X (16h)

| OX7 | OX6 | OX5 | OX4 | OX3 | OX2 | OX1 | OX0 |
|-----|-----|-----|-----|-----|-----|-----|-----|

|--|

7.2 OFFSET_Y (17h)

| OY7 | OY6 | OY5 | OY4 | OY3 | OY2 | OY1 | OY0 |
|-----|-----|-----|-----|-----|-----|-----|-----|

| DOY7, DOY0 |
|------------|
|------------|

7.3 OFFSET_Z (18h)

| OZ7 | OZ6 | OZ5 | OZ4 | OZ3 | OZ2 | OZ1 | OZ0 |
|-----|-----|-----|-----|-----|-----|-----|-----|

| OZ7, OZ0 | Digital Offset Trimming for Z-Axis |
|----------|------------------------------------|
|----------|------------------------------------|

7.4 GAIN_X (19h)

| GX7 | GX6 | GX5 | GX4 | GX3 | GX2 | GX1 | GX0 |
|-----|-----|-----|-----|-----|-----|-----|-----|

| GX7, GX0 | Digital Gain Trimming for X-Axis | |
|----------|----------------------------------|--|
|----------|----------------------------------|--|

7.5 GAIN_Y (1Ah)

| GY7 | GY6 | GY5 | GY4 | GY3 | GY2 | GY1 | GY0 |
|-----|-----|-----|-----|-----|-----|-----|-----|
|-----|-----|-----|-----|-----|-----|-----|-----|

| GY7, GY0 | Digital Gain Trimming for Y-Axis |
|----------|----------------------------------|
|----------|----------------------------------|

7.6 GAIN_Z (1Bh)

| GZ7 | GZ6 | GZ5 | GZ4 | GZ3 | GZ2 | GZ1 | GZ0 |
|-----|-----|-----|-----|-----|-----|-----|-----|

| GZ7, GZ0 | Digital Gain Trimming for Z-Axis |
|----------|----------------------------------|
|----------|----------------------------------|

7.7 CROSS_AXIS XZ-YZ (1Eh)

| XZ3 | XZ2 | XZ1 | XZ0 | YZ3 | YZ2 | YZ1 | YZ0 |
|-----|------|-----|-----|-----|-----|-----|-----|
| /0 | ^ == | ^ | / | | | | |

| XZ3-XZ0 | Cross Axis X Vs. Z |
|---------|--------------------|
| YZ3-YZ0 | Cross Axis Y Vs. Z |

7.8 CROSS_AXIS XY(1Fh)

| 0 | 0 | 0 | 0 | XY3 | XY2 | XY1 | XY0 |
|---|---|---|---|-----|-----|-----|-----|

| XY3, XY0 | Cross Axis X Vs. Y |
|----------|--------------------|
|----------|--------------------|

7.9 CTRL REG1 (20h)

| _ | | | | | | | |
|-----|-----|-----|-----|----|-----|-----|-----|
| PD1 | PD0 | DF1 | DF0 | ST | Zen | Yen | Xen |

| PD1, PD0 | Power Down Control (00: power-down mode; 01: device on) |
|----------|---|
| DF1, DF0 | Decimation Factor Control (00: decimate by 512; 01: decimate by 128; 10: decimate by 32; 11: decimate by 8) |
| ST | Self Test Enable (0: normal mode; 1: self-test active) |
| Zen | Z-axis enable (0: axis off; 1: axis on) |
| Yen | Y-axis enable (0: axis off; 1: axis on) |
| Xen | X-axis enable (0: axis off; 1: axis on) |

PD1, PD0 bit allows to turn on the turn the device out of power-down mode. The device is in power-down mode when PD1, PD0= "00" (default value after boot). The device is in normal mode when either PD1 or PD0 is set to 1

DF1, DF0 bit allows to select the data rate at which acceleration samples are produced. The default value is 00 which corresponds to a data-rate of 40Hz. By changing the content of DF1, DF0 to "01", "10" and "11" the selected data-rate will be set respectively equal to 160Hz, 640Hz and to 2560Hz.

*5*7

ST bit is used to activate the self test function. When the bit is set to one, an output change of 200 LSB will occur to the device output thus allowing to check the functionality of the whole measurement chain.

Zen bit enables the Z-axis measurement channel when set to 1. The default value is 1.

Yen bit enables the Y-axis measurement channel when set to 1. The default value is 1.

Xen bit enables the X-axis measurement channel when set to 1. The default value is 1.

7.10 CTRL REG2 (21h)

| FS | BDU | BLE | воот | IEN | DRDY | SIM | DAS |
|----|-----|-----|------|-----|------|-----|-----|
|----|-----|-----|------|-----|------|-----|-----|

| FS | Full Scale selection (0: +/- 2g; 1: +/- 6g) |
|------|---|
| BDU | Block Data Update (0: continuous update; 1: output registers not updated until MSB and LSB reading) |
| BLE | Big/Little Endian selection (0: little endian; 1: big endian) |
| воот | Reboot memory content |
| IEN | Interrupt ENable (0: data ready on RDY pad; 1: int req on RDY pad) |
| DRDY | Enable Data-Ready generation |
| SIM | SPI Serial Interface Mode selection (0: 4-wire interface; 1: 3-wire interface) |
| DAS | Data Alignment Selection (0: 12 bit right justified; 1: 16 bit left justified) |

FS bit is used to select Full Scale value. After the device power-up the default full scale value is +/-2g. In order to obtain a +/-6g full scale it is necessary to set FS bit to '1'.

BDU bit is used to inhibit output registers update until both upper and lower register parts are read. In default mode (BDU= '0') the output register values are updated continuously. If for any reason it is not sure to read faster than output data rate it is recommended to set BDU bit to '1'. In this way the content of output registers is not updated until both MSB and LSB are read avoiding to read values related to different sample time.

BLE bit is used to select Big Endian or Little Endian representation for output registers. In Big Endian's one MSB acceleration value is located at addresses 28h (X-axis), 2Ah (Y-axis) and 2Ch (Z-axis) while LSB acceleration value is located at addresses 29h (X-axis), 2Bh (Y-axis) and 2Dh (Z-axis). In Little Endian representation (Default, BLE='0') the order is inverted (refer to data register description for more details).

BOOT bit is used to refresh the content of internal registers memorized in the flash memory block. At the device power up the content of the flash memory block is transferred to the internal registers related to trimming func-



tions to permit a good behavior of the device itself. If for any reason the content of trimming registers was changed it is sufficient to use this bit to restore correct values. When BOOT bit is set to '1' the content of internal flash is copied inside corresponding internal registers and it is used to calibrate the device. These values are factory trimmed and they are different for every accelerometer. They permit a good behavior of the device and normally they have not to be changed.

At the end of the boot process the BOOT bit is set again to '0'.

IEN bit is used to switch the value present on data-ready pad between Data-Ready signal and Interrupt signal. At power up the Data-ready signal is chosen. It is however necessary to modify DRDY bit to enable Data-Ready signal generation.

DRDY bit is used to enable Data-Ready pad activation. If DRDY bit is '0' (default value) on Data-Ready pad a '0' value is present. If a Data-Ready signal is desired it is necessary to set to '1' DRDY bit. Data-Ready signal goes to '1' whenever a new data is available for all the enabled axis. For example if Z-axis is disabled, Data-Ready signal goes to '1' when new values are available for both X and Y axis. Data-Ready signal comes back to '0' when all the registers containing values of the enabled axis are read. To be sure not to loose any data coming from the accelerometer data registers must be read before a new Data-Ready rising edge is generated. In this case Data-ready signal will have the same frequency of the data rate chosen.

SIM bit selects the SPI Serial Interface Mode. When SIM is '0' (default value) the 4-wire interface mode is selected. The data coming from the device are sent to SDO pad. In 3-wire interface mode output data are sent to SDA_SDI pad.

DAS bit permits to decide between 12 bit right justified and 16 bit left justified representation of data coming from the device. The first case is the default case and the most significant bits are replaced by the bit representing the sign.

7.11 CTRL_REG3 (22h)

| ECK HF | PDD HPFF | FDS | TCEN | TSPD | CFS1 | CFS0 |
|--------|----------|-----|------|------|------|------|
|--------|----------|-----|------|------|------|------|

| ECK | External Clock. Default value: 0 (0: clock from internal oscillator; 1: clock from external pad) |
|------|---|
| HPDD | High Pass filter enabled for Direction Detection. Default value: 0 (0: filter bypassed; 1: filter enabled) |
| HPFF | High Pass filter enabled for Free-Fall. Default value: 0 (0: filter bypassed; 1: filter enabled) |
| FDS | Filtered Data Selection. Default value: 0 (0: internal filter bypassed; 1: data from internal filter) |
| TCEN | Temperature Compensation Enable. Default value: 0 (0: temperature compensation bypassed; 1: temperature compensation enabled) |
| TSPD | Force Temperature Sensor in Power Down mode. Default value: 0 (0: normal mode; 1: power-down) |

18/27

| CFS1, CFS0 | High-pass filter Cut-off Frequency Selection. Default value: 00 (00: Hpc=512 01: Hpc=1024 10: Hpc=2048 11: Hpc=4096) |
|------------|--|
|------------|--|

CFS1, CFS0 bits defines the coefficient Hpc to be used to calculate the -3dB cut-off frequency of the high pass filter:

$$f_{cutoff} = \frac{0.318}{Hpc} \cdot \frac{ODRx}{2}$$

7.12 HP_FILTER_RESET (23h)


Dummy register. Reading at this address resets the content of the internal high pass-filter.

7.13 A_STATUS_REG (27h)

| ZYX | R ZOR | YOR | XOR | ZYXDA | ZDA | YDA | XDA |
|-----|-------|-----|-----|-------|-----|-----|-----|
|-----|-------|-----|-----|-------|-----|-----|-----|

| ZYXOR | X, Y and Z axis Data Overrun |
|-------|------------------------------------|
| ZOR | Z axis Data Overrun |
| YOR | Y axis Data Overrun |
| XOR | Y axis Data Overrun |
| ZYXDA | X, Y and Z axis new Data Available |
| ZDA | Z axis new Data Available |
| YDA | Y axis new Data Available |
| XDA | X axis new Data Available |

7.14 OUTX_L (28h)



| XD7, XD0 | X axis acceleration data LSB |
|----------|------------------------------|
|----------|------------------------------|

In Big Endian Mode (bit BLE CTRL_REG2 set to '1') the content of this register is the MSB acceleration data and depends by bit DAS in CTR_REG2 reg as described in the following section.

7.15 OUTX_H (29h)


When reading the register in "12 bit right justified" mode the most significant bits (15:12) are replaced with bit

11 (i.e. XD15-XD12=XD11, XD11, XD11, XD11).

| | XD15 | XD14 | XD13 | XD12 | XD11 | XD10 | XD9 | XD8 |
|-----------|------|-------------|------------|------|------|------|-----|-----|
| XD15, XD8 | X ax | is accelera | ation data | MSB | | | | |

In Big Endian Mode (bit BLE CTRL_REG2 set to '1') the content of this register is the LSB acceleration data.


7.16 OUTY_L (2Ah)



In Big Endian Mode (bit BLE CTRL_REG2 set to '1') the content of this register is the MSB acceleration data and depends by bit DAS in CTR REG2 reg as described in the following section.


7.17 OUTY_H (2Bh)

When reading the register in "12 bit right justified" mode the most significant bits (15:12) are replaced with bit 11 (i.e. YD15-YD12=YD11, YD11, YD11, YD11).



In Big Endian Mode (bit BLE CTRL_REG2 set to '1') the content of this register is the LSB acceleration data.

7.18 OUTZ_L (2Ch)



In Big Endian Mode (bit BLE CTRL_REG2 set to '1') the content of this register is the MSB acceleration data and depends by bit DAS in CTR_REG2 reg as described in the following section.

7.19 OUTZ_H (2Dh)

When reading the register in "12 bit right justified" mode the most significant bits (15:12) are replaced with bit 11 (i.e. ZD15-ZD12=ZD11, ZD11, ZD11, ZD11).

*5*77

| ZD15, ZD8 | Z axis acceleration data MSB |
|-----------|------------------------------|
|-----------|------------------------------|

In Big Endian Mode (bit BLE CTRL_REG2 set to '1') the content of this register is the LSB acceleration data.

7.20 TEMP_SENS (2Eh)

| ٥ | 0 | 0 | 0 | TC2 | TCO | TC1 | TCO |
|---|---|---|---|-----|-----|-----|-----|
| U | 0 | 0 | 0 | 153 | 152 | 151 | 150 |

| TS3, TS0 | Temperature sensor output |
|----------|---------------------------|
|----------|---------------------------|

7.21 FF_WU_CFG (30h)

Free-fall and inertial wake-up configuration register.

| AOI | LIR | ZHIE | ZLIE | YHIE | YLIE | XHIE | XLIE |
|-----|-----|------|------|------|------|------|------|
|-----|-----|------|------|------|------|------|------|

| AOI | And/Or combination of Interrupt events interrupt request (0: OR combination of interrupt events; 1: AND combination of interrupt events) |
|------|---|
| LIR | Latch interrupt request (1: interrupt request latched) |
| ZHIE | Enable Interrupt request on Z high event. Default value: 0. (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) |
| ZLIE | Enable Interrupt request on Z low event. Default value: 0. (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) |
| YHIE | Enable Interrupt request on Y high event. Default value: 0. (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) |
| YLIE | Enable Interrupt request on Y low event. Default value: 0. (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) |
| XHIE | Enable Interrupt request on X high event. Default value: 0. (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) |
| XLIE | Enable Interrupt request on X low event. Default value: 0. (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) |

7.22 FF_WU_SRC (31h)

| | х | IA | ZH | ZL | YH | YL | XH | XL |
|---|---|----|----|----|----|-----|----|-----|
| ı | X | IA | ΖП | ZL | IΠ | I L | ΛП | \^L |



| IA | Interrupt Active. Default value: 0 (0: no interrupt has been generated; 1: one or more interrupt event has been generated) |
|----|--|
| ZH | Z High. Default value: 0 (0: no interrupt; 1: ZH event has occurred) |
| ZL | Z Low. Default value: 0 (0: no interrupt; 1: ZL event has occurred) |
| YH | Y High. Default value: 0 (0: no interrupt; 1: YH event has occurred) |
| YL | Y Low. Default value: 0 (0: no interrupt; 1: YL event has occurred) |
| XH | X High. Default value: 0 (0: no interrupt; 1: XH event has occurred) |
| XL | X Low. Default value: 0 (0: no interrupt; 1: XL event has occurred) |

7.23 FF_WU_ACK (32h)

Dummy register. Reading at this address resets the FF_WU_SRC register.

7.24 FF_WU_THS_L (34h)

| THS7 | THS6 | THS5 | THS4 | THS3 | THS2 | THS1 | THS0 |
|------|------|------|------|------|------|------|------|

| THS7, THS0 | Free-fall / Inertial Wake Up Acceleration Threshold LsB |
|------------|---|
|------------|---|

7.25 FF_WU_THS_H (35h)

| THS15 THS14 THS13 THS12 | THS11 | THS10 THS9 | THS8 |
|-------------------------|-------|------------|------|
|-------------------------|-------|------------|------|

| THS15, THS8 | Free-fall / Inertial Wake Up Acceleration Threshold MSB | |
|-------------|---|--|
|-------------|---|--|

7.26 FF_WU_DURATION (36h)

Set the minimum duration of the free-fall/wake-up event to be recognized.

| FWD7 FWD6 FWD5 | FWD4 | FWD3 | FWD2 | FWD1 | FWD0 |
|----------------|------|------|------|------|------|
|----------------|------|------|------|------|------|

| | FWD7, FWD0 | Minimum duration of the Free-fall/Wake-up event |
|---|---------------|--|
| ı | 1 0007,1 0000 | William duration of the Free-rail/ wake-up event |

7.27 DD_CFG (38h)

22/27

Direction-detector configuration register.

| IEND | LIR | ZHIE | ZLIE | YHIE | YLIE | XHIE | XLIE | İ |
|------|-----|------|------|------|------|------|------|---|
|------|-----|------|------|------|------|------|------|---|

| IEND | Interrupt enable on Direction change. Default value: 0 |
|------|--|
| | (0: disabled 1: interrupt signal enabled) |
| LIR | Latch Interrupt request into DD_SRC reg with the DD_SRC reg cleared by reading DD_ACK reg. (0: interrupt request not latched; 1: interrupt request latched) |
| ZHIE | Enable interrupt generation on Z high event. Default value: 0 (0: disable interrupt request; 1 : enable interrupt request on measured accel. value higher than preset threshold) |
| ZLIE | Enable interrupt generation on Z low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) |
| YHIE | Enable interrupt generation on Y high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) |
| YLIE | Enable interrupt generation on Y low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) |
| XHIE | Enable interrupt generation on X high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) |
| XLIE | Enable interrupt generation on X low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) |

7.28 DD_SRC (39h)

Direction detector source register.

| ı | Х | IA | ZH | ZL | YH | YL | XH | XL |
|---|---|----|----|----|----|----|----|----|
| | | l | | | | l | | |

| IA | Interrupt event from direction change. (0: no direction changes detected; 1: direction has changed from previous measurement) |
|----|--|
| ZH | Z High. Default value: 0 (0: Z below THSI threshold; 1: Z accel. exceeding THSE threshold along positive direction of acceleration axis) |
| ZL | Z Low. Default value: 0 (0: Z below THSI threshold; 1: Z accel. exceeding THSE threshold along negative direction of acceleration axis) |
| YH | Y High. Default value: 0 (0: Y below THSI threshold; 1: Y accel. exceeding THSE threshold along positive direction of acceleration axis) |

| YL | Y Low. Default value: 0 (0: Y below THSI threshold; 1: Y accel. exceeding THSE threshold along negative direction of acceleration axis) |
|----|--|
| XH | X High. Default value: 0 (0: X below THSI threshold; 1: X accel. exceeding THSE threshold along positive direction of acceleration axis) |
| XL | X Low. Default value: 0 (0: X below THSI threshold; 1: X accel. exceeding THSE threshold along negative direction of acceleration axis) |

7.29 DD_ACK (3Ah)

Dummy register. Reading at this address resets the **DD_SRC** register.

7.30 DD_THSI_L (3Ch)

| THSI7 | THSI6 | HSI6 THSI5 THSI4 THSI3 THSI2 THSI1 THSI0 | | | | | | |
|---|-------|--|--|--|--|--|--|--|
| THSI7, THSI0 Direction detection Internal Threshold LSB | | | | | | | | |

7.31 DD_THSI_H (3Dh)

| THSI15 | THSI14 | THSI13 | THSI12 | THSI11 | THSI10 | THSI9 | THSI8 |
|--------|--------|--------|--------|--------|--------|-------|-------|
| | | | | | | | |

| THSI15, THSI8 | Direction detection Internal Threshold MSB |
|---------------|--|
|---------------|--|

7.32 DD_THSE_L (3Eh)

| THSE7 THSE6 THSE5 THSE4 THSE3 THSE2 THSE1 THSE0 |
|---|
|---|

| THSE0 | | THSE7, THSE0 | Direction detection External Threshold LSB |
|-------|--|-----------------|--|
|-------|--|-----------------|--|


7.33 DD_THSE_H (3Fh)

| THSE15 | THSE14 | THSE13 | THSE12 | THSE11 | THSE10 | THSE9 | THSE8 |
|--------|--------|--------|--------|--------|--------|-------|-------|
|--------|--------|--------|--------|--------|--------|-------|-------|

| THSE8 |
|-------|
|-------|

24/27

| DIM | mm | | | | inch | |
|-----|------|-------|------|-------|-------|-------|
| DIW | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| Α | 1.7 | 1.8 | 1.9 | 0.068 | 0.072 | 0.076 |
| A1 | | 0.203 | | | 0.008 | |
| b | 0.30 | 0.35 | 0.40 | 0.012 | 0.014 | 0.016 |
| D | 6.9 | 7.0 | 7.1 | 0.276 | 0.28 | 0.284 |
| D1 | 4.9 | 5.0 | 5.1 | 0.196 | 0.2 | 0.204 |
| Е | 6.9 | 7.0 | 7.1 | 0.276 | 0.28 | 0.284 |
| E1 | 4.9 | 5.0 | 5.1 | 0.196 | 0.2 | 0.204 |
| е | | 0.80 | | | 0.020 | |
| L | 0.45 | 0.55 | 0.65 | 0.018 | 0.022 | 0.026 |
| L1 | | | 0.10 | | | 0.004 |






Table 5. revision History

| Date | Revision | Description of Changes |
|---------------|----------|--|
| November 2004 | 1 | First Issue. Product preview. |
| December 2004 | 2 | Parameters review |
| May 2005 | 2.1 | Major Datasheet Review. Not WWW published. |

477

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics ® 2004 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

