



Von der Hardware zur Software in FPGAs mit Embedded Prozessoren

**Alexander Hahn
Senior Field Application Engineer
Lattice Semiconductor**

AGENDA



Overview

Mico32 Embedded Processor


Development Tool Chain

HW/SW Example

Conclusion



- **Embedded Processor well suited to implement control flow based applications**
- **Programmable solution allows more flexibility for the design**
- **On-chip processor gains close interaction with the dedicated HW logic**
- **Application specific HW modules can be integrated into processor & SW environment**
- **Integrated development tools allow fast design cycle time**
- **Open source & soft IP avoid obsolescence**





Overview

Mico32 Embedded Processor

Development Tool Chain


HW/SW Example

Conclusion



- **Innovative Open IP Soft Core License**
 - No Fees or Royalties
 - Provides visibility, flexibility and portability
- **Performance Enhanced Features**
 - Load/Store RISC Architecture
 - Harvard Architecture
 - 32-bit Data Path
 - 32-bit Instruction Path
 - 32 General Purpose Registers
 - Handles Up to 32 External Interrupts
 - Optional Instruction and/or Data Cache
 - OpenCores WISHBONE Compatible Busses
 - DMA controller
- **Rich Peripheral Selection**
- **Easy to Use Development Tools**
 - Platform definition
 - C/C++ software development
 - Debug
- **Interconnect**
 - 32 bit Wishbone instruction & data bus
 - Shared bus arbiter
- **Memory**
 - On Chip Memory
 - Parallel Flash
 - Async SRAM
 - DDR1/DDR2
 - SDRAM
 - SPI Flash
- **Peripherals Components**
 - DMA Unit
 - GPIO, Timer, UART, SPI
 - I2C Master (Opencores)
 - Tri-Speed Ethernet MAC
 - PCI Target Controller
 - Custom User Components
- **Custom Extensions**
 - “Write your Own”

Mico32 Architecture



Mico32 Configuration Options




The screenshot shows the 'Modify LatticeMico32' configuration window with the following settings:

- Instance Name:** LM32
- Settings:**
 - Use EBRs for Register File
 - Enable Divide
 - Enable Sign Extend
 - Location of Exception Handlers: 0x00000000
- Debug Setting:**
 - Enable Debug Interface
 - # of H/W Watchpoint Registers: 0
 - Enable Debugging Code in Flash or ROM
 - # of H/W Breakpoint Registers: 0
 - Enable PC Trace
 - Trace Depth: 1024
- Multiplier Settings:**
 - Enable Multiplier
 - Enable Pipelined Multiplier
 - Enable Multicycle (LUT Based, 32 cycles) Multiplier
- Shifter Settings:**
 - Enable Pipelined Barrel Shifter
 - Enable Multicycle Barrel Shifter
- Instruction Cache:**
 - Instruction Cache Enabled
 - Number of Sets: 512
 - Set Associativity: 1
 - Bytes/Cache Line: 16
 - Memory Type: Auto, Distributed RAM, Dual-Port EBR
- Data Cache:**
 - Data Cache Enabled
 - Number of Sets: 512
 - Set Associativity: 1
 - Bytes/Cache Line: 16
 - Memory Type: Auto, Distributed RAM, Dual-Port EBR

Callouts in the image point to the following options:


- Debug Interface:** Points to the 'Enable Debug Interface' checkbox.
- Integrated Multiplier:** Points to the 'Enable Pipelined Multiplier' radio button.
- Integrated Barrel Shifter:** Points to the 'Enable Pipelined Barrel Shifter' radio button.
- I- and D-Caches:** Points to the 'Instruction Cache Enabled' and 'Data Cache Enabled' checkboxes.

Mico32 Memory System





- **Mico32 architecture can be enhanced by custom components**
 - Custom component map to wishbone bus interface
 - Easy to integrate via GUI wizard
 - Write to/read from external components
 - Components can be used as co-processing units to boost performance
 - Component mapped into memory or IO space of Mico32
 - Synchronization via interrupt or polling
 - Write to registers may perform side effects
 - Examples:
 - CRC calculation
 - Data extraction from data stream
 - Enhance functionality by DSP functions, memories, logic.
 - Direct interconnection with FPGA fabric logic
 - SW access handled via templates



GUI for Custom Component Creation



The screenshot displays the 'Import/Create Custom Component' dialog box in the Lattice IDE, showing multiple overlapping instances. The windows are configured for creating a component named 'fifo_port'.

Component Properties:

- Component: Master/Slave Ports
- Type: SlavePort
- Display Name: fifo_port

Port Attributes:

Type	Component
ClockPort	CLK_I
ResetPort	RST_I
Interrupt	INTR_O

Port Attributes (SlavePort):

- Type: SlavePort
- input[31:0] fifo_ADR_I
- input fifo_WE_I
- input fifo_STB_I
- input fifo_LOCK_I
- input[1:0] fifo_BTE_I
- output fifo_ACK_O
- output fifo_RTY_O

Parameters:

- Port Type: External
- Width: 31
- Active:

RTL Files:

- top-level module name: FIFO_DC_WRAPPER
- User RTL Files Source: Browse...
- Import RTL Files:

File Name	File Type
FIFO_DC_COMPONENT.v	Verilog
FIFO_DC_WRAPPER.v	Verilog
- Component RTL Files:

File Name	File Type
FIFO_DC_COMPONENT.v	Verilog
FIFO_DC_WRAPPER.v	Verilog

Buttons: DRC, Save, Cancel, Reset, Help

Please see all details in the Example section!



Overview

Mico32 Embedded Processor

Development Tool Chain

HW/SW Example

Conclusion

Mico32 System Builder



MSB - Mico32Build - Eclipse Platform

MSB - EthernetDemoMSB - Eclipse Platform

Available Components

- Memory (0/8)
 - MY_FIFO_DC_COMPONENT (0.5)
 - Async SRAM (3.0)
 - Parallel Flash (3.0)
 - SPI Flash ROM (3.1)
 - DDR2 SDRAM Controller (v6.5)
 - DDR SDRAM Controller (v6.5)
 - On-Chip Memory (3.1)
 - SDRAM Controller (3.2)
- IO (0/10)
 - GPIO (3.1)
 - OPENCORES I2C Master (3.1)
 - master_passthru (3.1)
 - slave_passthru (3.0)
 - SPI (3.1)
 - Timer (3.0)
 - Tri-Speed Ethernet MAC (v2.7)
 - UART (3.3)

Wishbone Connection Diagram

Name	Wishbone Connection	Base	End	Size(Bytes)	Lock	IRQ	Disable
ts_mac_core		0x80004000	0x80005FFF	8192	<input type="checkbox"/>	1	<input type="checkbox"/>
uart		0x80006000	0x8000607F	128	<input type="checkbox"/>	2	<input type="checkbox"/>
LED		0x80008000	0x8000807F	128	<input type="checkbox"/>		<input type="checkbox"/>
flash		0x04000000	0x05FFFFFF	33554432	<input type="checkbox"/>		<input type="checkbox"/>
dma							<input type="checkbox"/>
Read Master Port							
Write Master Port							
Control Port		0x8000A000	0x8000A07F	128	<input type="checkbox"/>	3	<input type="checkbox"/>
Ram1		0x06000000	0x0600007F	2048	<input type="checkbox"/>		<input type="checkbox"/>
Ram2		0x08000000	0x0800007F	2048	<input type="checkbox"/>		<input type="checkbox"/>
Fifo1		0x0A000000	0x0A00001F	32	<input type="checkbox"/>	4	<input type="checkbox"/>
Fifo2		0x0C000000	0x0C00001F	32	<input type="checkbox"/>	5	<input type="checkbox"/>

Console: DMA Controller

Address: D:\Applications\IspLever72\nicosystem\components\wb_dma_ctrl\document\dma.htm


LatticeMico32 DMA Controller

The LatticeMico32 direct memory access controller (DMA) provides a master read port, a master write port, and a slave port to control data transmission.

Parameter	Description
Instance Name	Specifies the name of the DMA controller instance. Alphanumeric values and

Component Attributes

Attribute	Value	Software Constants
Name	DMA	
Version	3.0	
Instance Name	dma	
Base Address	0x80000000	DMA_BASE_ADDRESS
FIFO Implementation	EBR	DMA_FIFO_IMPLEMENTATION
Size	128	DMA_SIZE
Disable Component	false	DMA_DISABLE
Lock Address	false	DMA_ADDRESS_LOCK
Length Width	16	DMA_LENGTH_WIDTH



SW Development & Debug Environment





The screenshot displays the Eclipse IDE interface for a C/C++ project named 'LEDTest.c'. The main window is titled 'Debug - LEDTest.c - Eclipse Platform' and shows the following components:

- Project Explorer:** Shows the project structure including 'LEDtest', 'Mico32Build', and 'LEDTest.c'.
- Debug Console:** Shows the execution of 'LEDtest (1) [mico32 instruction set simulator]' with a suspended thread at '1 main() \cygdrive\d\Data\EmbeddedPresento\Mico32\Build\LEDtest\LEDTest.c:42'.
- Registers Window:** Displays the state of various registers, including r24, r25, gp, fp, sp, ra, ea, ba, and PC. The PC register is highlighted at address 33555080.
- Source Editor:** Shows the C code for 'LEDTest.c' with a breakpoint set at line 100: `MicoSleepMilliSecs(100);`. The code includes a while loop that scrolls LEDs every 100 milliseconds.
- Disassembly Window:** Shows the assembly code for the current instruction, including `not r1,r1`, `sw (r2+0),r`, `MicoSleepMilliSecs(100);`, `mvi r1,100`, `calli 0x200283`, `if(iShiftLeft == 1){`, `lw r1,(fp+`, `cmpnei r1,r1,1`, `bne r1,r0,0x`, `iValue = iValue << 1;`, `lw r1,(fp+0`, and `sli r1,r1,1`.
- Console:** Shows the output: 'LEDtest (1) [mico32 instruction set simulator] D:\Data\EmbeddedPresento\Mico32\Build\LEDtest\Debug\LEDtest.elf (23.02.09 16:04) write to 0x80000080 length 4'.


- LatticeMico32 System
- Development Board
 - LatticeECP2 available
 - DDR SODIMM socket
 - 2x128 Mbit Flash + 2x4 Mbit SRAM
 - USB 2.0 connector for programming
 - Flywire connector for programming
 - 9-pin RS232 serial port
 - 15-pin VGA connector for 64 colors
 - Ethernet 10/100 M full/half duplex
 - Multiple USB connectors
 - Sigma Delta D/A converter
 - Audio interface (line-in and line-out)
 - LCD connector for character displays
 - 25 MHz oscillator
 - Two-character 7-segment display
- Power Supply & USB Cable
- Also other evaluation boards available



- **Uses Signal-Centric Method**
 - Eliminates user need to “design” and connect debug core
- **Two Tool Model**
 - Inserter used to add debug and manage design
 - Analyzer used to connect / program / run / analyze device
- **Powerful Complex Trigger Functions**
 - =, !=, >, >=, <, =<, rising edge, falling edge
 - AND, OR, XOR, NOT, THEN, Next



- **SW development environment creates all the necessary drivers for accessing the selected components/peripherals.**
 - Initialization routines
 - Access routines
 - Data/address/register structure
 - Call init from global init routine
 - Interrupt routine
- **Build process creates:**
 - DDStructs.c/.h
 - DDInit.c
 - system_conf.h
- **Custom components will be supported by templates of the above.**





Overview


Mico32 Embedded Processor

Development Tool Chain

HW/SW Example


Conclusion

Using an FPGA HW module as Custom Extension



Custom extension - can be any HW functionality, such as CRC calculation, framing/de-framing, extraction of control information, signal processing, data/memory transactions, ...

EXAMPLE: CRC Calculation



Custom extension - can be any HW functionality, such as CRC calculation, framing/de-framing, extraction of control information, signal processing, data/memory transactions, ...

CRC Generation with Custom Component

Functionality


- Set initialization Value
- Write new data onto CRC
- Read current CRC
- Mode bits, Status bits, Interrupt

Registers

- 0x00: CRC Init Value
- 0x04: CRC Polynom
- 0x08: Write new data word
- 0x0C: Read CRC value
- 0x10: Interrupt Register
- 0x14: Set mode bits
- 0x18: Read status bits

Interface

- Clock, Reset
- Interrupt
- Wichbone signals
- Mode/Status (external signals)





How to Define and Implement a Custom Component

- **Definition of the Custom Component (VHDL/Verilog)**
- **Assign Wishbone signals of the custom component to the Wishbone signals used by Mico32 for internal communications.**
- **Definition of external Inputs/Outputs**
- **Assign design files for HW implementation of the Custom Component.**
- **Definition of the parameters, such as address range, base address, data width, interrupts, ...**
 - **This parameters will then be used during configuration of the custom component**
- **SW Template for Definition of the used data types**
- **SW Files Template for access routines, init routines, any other SW aspects to be assigned to the custom components**
 - **This can be used functionally in the created SW framework**
 - **Init routines will be included automatically into the SW initialization mechanism**

Define Custom Component (VHDL/Verilog)



```
-----  
-- Custom Component: CRC Calculation  
-----
```

```
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.std_logic_arith.all;  
  
entity CrcComponent is  
port(  
  -- Global reset and clock  
  Clk      : in std_logic;  
  Reset    : in std_logic;  
  -- wishbone interface  
  WB_ADR_I : in std_logic_vector(7 downto 0);  
  WB_DAT_I : in std_logic_vector(15 downto 0);  
  WB_DAT_O : out std_logic_vector(15 downto 0);  
  WB_STB_I : in std_logic;  
  WB_CYC_I : in std_logic;  
  WB_WE_I  : in std_logic;  
  WB_SEL_I : in std_logic_vector(3 downto 0);  
  WB_CTI_I : in std_logic_vector(2 downto 0);  
  WB_BTE_I : in std_logic_vector(1 downto 0);  
  WB_ACK_O : out std_logic;  
  -- Interrupt  
  Int      : out std_logic;  
  -- External Interfaces  
  Mode     : in std_logic_vector(7 downto 0);  
  Status   : out std_logic_vector(7 downto 0);  
end entity CrcComponent;  
  
architecture RTL of CrcComponent is  
  
  -- Registers  
  signal InitValue: std_logic_vector(15 downto 0);  
  signal CrcPolynom: std_logic_vector(15 downto 0);  
  signal CalcData: std_logic_vector(15 downto 0);  
  signal CalcCrc: std_logic_vector(15 downto 0);  
  ...  
  
begin
```

```
  -- Registers Read/Write  
  process(Clk,Reset)  
  begin  
    if (Reset = '1') then  
      wb_data_o <= (others => '0');  
    elsif rising_edge(Clk) then  
      if ((wb_cyc_i = '1') AND (wb_stb_i = '1') AND (wb_we_i = '0')) then  
        case wb_adr_i(2 downto 0) is  
          when A_INIT => wb_data_o <= InitValue;  
          when A_POLY => wb_data_o <= CrcPolynom;  
          when A_DATA => wb_data_o <= CalcData;  
          when A_CRC => wb_data_o <= CalcCrc;  
          ...  
          when others => wb_data_o <= (others => '0');  
        end case;  
      end if;  
    end if;  
  end process;  
  
  process(Clk,Reset)  
  begin  
    if (Reset = '1') then  
      InitValue <= (others => '0');  
      CrcPolynom <= (others => '0');  
      CalcData <= (others => '0');  
      CalcCrc <= (others => '0');  
    elsif rising_edge(Clk) then  
      if ((wb_cyc_i = '1') AND (wb_stb_i = '1') AND (wb_we_i = '1')) then  
        case wb_adr_i(2 downto 0) is  
          when A_INIT => InitValue <= wb_data_i;  
          when A_POLY => CrcPolynom <= wb_data_i;  
          when A_DATA => CalcData <= wb_data_i;  
          when A_CRC => CalcCrc <= CRC(CrcValue, CrcPolynom, CalcData);  
          ...  
        end case;  
      end if;  
    end if;  
  end process;  
  
  -- ACK signal generate  
  process(clk,reset)  
  begin  
    if (reset = '1') then  
      wb_ack_o <= '0';  
    elsif rising_edge(clk) then  
      if (wb_ack_o = '1') then  
        wb_ack_o <= '0';  
      elsif ((wb_cyc_i = '1') AND (wb_stb_i = '1')) then  
        wb_ack_o <= '1';  
      end if;  
    end if;  
  end process;  
  
  -- Other WB Signals  
  ...  
end RTL;
```

Define Component



Import/Create Custom Component - CrcComponent

Component Master/Slave Ports External Ports RTL Files Parameters Software Software Files

Create New Component
 Open Component XML

New Component Name: CrcComponent

New Component Directory: D:\Data\Mico32\CustomComponents\CrcComponent

Component Properties

Display Name: CRC Version: 1.0

Type: IO Access:

HTML Help:

D:\Data\Mico32\CustomComponents\CrcComponent\CrcComponent

Assign Wishbone Interface



Import/Create Custom Component - CrcComponent.xml

Component Master/Slave Ports External Ports RTL Files Parameters Software Software Files

Master/Slave Ports

Type	Display Name	Prefix	ADR	DAT	WE	SEL	STB	CYC	LOCK	CTI	BTE	...
SlavePort	wishbone	wb	wb_adr_i	wb_dat_i	wb_we_i	wb_sel_i	wb_stb_i	wb_cyc_i				...

Delete

Port Attributes

Type: SlavePort Display Name: wishbone Prefix: wb

input[31:0] wb_ADR_I	wb_adr_i	input[31:0] wb_DAT_I	wb_dat_i
input wb_WE_I	wb_we_i	input[3:0] wb_SEL_I	wb_sel_i
input wb_STB_I	wb_stb_i	input wb_CYC_I	wb_cyc_i
input wb_LOCK_I		input[2:0] wb_CTI_I	
input[1:0] wb_BTE_I		output[31:0] wb_DAT_O	wb_dat_o
output wb_ACK_O	wb_ack_o	output wb_ERR_O	wb_err_o
output wb_RTY_O	wb_rty_o		

Update Add Reset

DRC Save Cancel Reset Help

External Ports



Import/Create Custom Component - CrcComponent

Component Master/Slave Ports External Ports RTL Files Parameters Software Software Files

Parameters

Port Type	Component Port	Width	Direction	Active	Connect To
ClockPort	CLK_I	1	input		Clk
ResetPort	RST_I	1	input		Reset
Interrupt	INTR_O	1	output	High	Int
ExternalPort	Mode	8	input		Mode
ExternalPort	Status	8	output		Status

Delete

Port Attributes

Port Type: ClockPort Component Port: CLK_I

Width: 1 Direction: input

Active: Connect To: Clk

Update Add Reset

DRC Save Cancel Reset Help

RTL Files



Import/Create Custom Component - CrcCalc

Component Master/Slave Ports External Ports **RTL Files** Parameters Software Software Files

top-level module name: CrcComp

User RTL Files Source

RTL File: Browse...

Import RTL Files

D:\Data\Mico32\CustomComponents\CrcComponent\Source\CrcComp.v

Add Delete

Component RTL Files

Directory:

Current RTL Files

Delete

DRC Save Cancel Reset Help

Parameters



Import/Create Custom Component - CrcComponent.xml

Component Master/Slave Ports External Ports RTL Files Parameters Software Software Files

Parameters

Name	Text	Type	Default Value	Widget	Setting	Flag	Compiler Option	Standard IO
InstanceName	Instance Name	String	CrcCalculator	Text				
BASE_ADDRESS	Base Address	Integer	0x80000000	Text				
SIZE	Address Width	Integer	32	Text				
Polynom	CrcPolynom	Integer	0	Text				
ResetValue	ResetValue	Integer	0	Text				
Interrupt	Interrupt	Define	undef	Check				

Delete

Parameter Attributes

Parameter Name: Polynom Display Text: CrcPolynom

Value Type: Integer Default Value: 0

GUI Widget: Text Widget Settings:

Flags: Compiler Option:

Standard IO:

Update Add Reset

DRC Save Cancel Reset Help

Define SW Data Type



Import/Create Custom Component - CrcComponent

Component Master/Slave Ports External Ports RTL Files Parameters Software Software Files

DDStruct Settings

Initialization Function Name: MicoCRCInit

Component Information Structure Name: MicoCRC_t

```
typedef Struct st_MicoCRC_t {
```

Data Type	Member Name	Value	Is Array
void *	InitValue	ResetValue	true
void *	CrcPolynom	Polynom	true
void *	CalcData	uninitialized	
void *	CrcData	uninitialized	

```
} MicoCRC_t;
```

Delete

DDStruct Attributes

Data Type: void * Is Array:

Member Name: | Value: uninitialized

Update Add Reset

DRC Save Cancel Reset Help

Assign SW Files



Import/Create Custom Component - CrcCalc

Component Master/Slave Ports External Ports RTL Files Parameters Software Software Files

User Software Files Source

Software File: Browse...

Import Software Files	Software File Types
D:\Data\Mico32\CustomComponents\CrcComponent\drivers\device\MicoCRC.c	
D:\Data\Mico32\CustomComponents\CrcComponent\drivers\device\MicoCRC.h	
D:\Data\Mico32\CustomComponents\CrcComponent\drivers\service\MicoCRCService.c	
D:\Data\Mico32\CustomComponents\CrcComponent\drivers\service\MicoCRCService.h	

Add Delete

Current Software Files

Directory:

Current Software Files	File Types

Delete

File Type

Application Update

DRC Save Cancel Reset Help

Include Custom Component into Your Design



The screenshot shows the Lattice IDE interface with the following components highlighted:

- Available Components:** EXT (1.0) and GPIO (3.1) are highlighted with a red box.
- Wishbone Connection Table:** The table below shows the connection details for the selected components.
- Add CRC Dialog:** A dialog box is open with the following configuration:

Name	Wishbone Connection	Base	End	Size(Bytes)	Lock	IRQ	Disable
LM32							
Instruction Port	0						
Data port	1						
Debug Port		0x00000000	0x00003FFF	16384	<input type="checkbox"/>		<input type="checkbox"/>
sram							
ASRAM Port		0x02000000	0x020FFFFFF	1048576	<input type="checkbox"/>		<input type="checkbox"/>
flash							
Data Port		0x04000000	0x05FFFFFF	33554432	<input type="checkbox"/>		<input type="checkbox"/>
LED							
GP I/O Port		0x80000080	0x800000FF	128	<input type="checkbox"/>		<input type="checkbox"/>
uart							
UART Port		0x80000100	0x8000017F	128	<input type="checkbox"/>	0	<input type="checkbox"/>
EXT							
GP I/O Port		0x80000000	0x8000007F	128	<input type="checkbox"/>		<input type="checkbox"/>

Add CRC Dialog Configuration:

- Instance Name: CrcCalculator
- Base Address: 0x80000000
- Address Width: 32
- CrcPolynom: 0
- ResetValue: 0
- Interrupt

Custom Component Header File



```
/*-----*/
/* MicoCRC.h */
/*-----*/

/*****
**
** Name: MicoCRC.h
**
** Description:
**     Declares CRC register structure and
**     macros/functions for manipulating CRC
**
*****/

/*
*****
CRC REGISTER MAPPING
*****
*/
typedef struct st_MicoCRC_t{
    volatile unsigned int InitValue    /* R/W:
    volatile unsigned int CrcPolynom   /* R/W:
    volatile unsigned int CalcData     /* R/W:
    volatile unsigned int CalcCrc     /* R/W:
    volatile unsigned int Mode        /* R/W:
    volatile unsigned int Status      /* R/W:
    ...
}MicoCRC_t;

/*
*****
MACROS FOR ACCESSING CRC REGISTERS
*****
*/

/* reads data register */
#define MICO_CRC_READ_DATA(X,Y) \
    ((volatile MicoCRC_t *)((X)->base))->data

/* writes data-register */
#define MICO_CRC_WRITE_DATA(X,Y) \
    ((volatile MicoCRC_t *)((X)->base))->data=(Y)

/* reads irq-mask register */
#define MICO_CRC_CALC_CRC(X,Y) \
    (Y) = ((volatile MicoCRC_t *)((X)->base))->irqMask

/* writes irq-mask register */
#define MICO_CRC_RESET(X,Y) \
    ((volatile MicoCRC_t *)((X)->base))->irqMask = (Y)

...

/*****
* functions
*****

/* initializes Mico32 CRC peripheral */
void MicoCRCInit( MicoCRCctx_t *ctx );
```



```
/*-----*/
/* DDStructs.h */
/*-----*/

/*Device-driver structure for extension*/
#define MicoCRCctx_t_DEFINED (1)
typedef struct st_MicoCRCctx_t {
    const char*    InstanceName;
    unsigned int   BaseAddress;
    unsigned int   intrLevel;
    unsigned int   CrcValue;
    unsigned int   CrcPolynom;
    unsigned int   data_width;
    unsigned int   input_width;
    unsigned int   output_width;
    unsigned int   intr_enable;
} MicoCRCctx_t;

/* extension instance CRC*/
extern struct st_MicoCRCctx_t extension_CRC;

/* declare CRC instance of extension */
extern void MicoCRCInit(struct st_MicoCRCctx_t*);
```

```
/*-----*/
/* DDInit.c */
/*-----*/

void LatticeDDInit(void)
{
    /* initialize LM32 instance of lm32_top */
    LatticeMico32Init(&lm32_top_LM32);

    /* initialize flash instance of asram_top */
    LatticeMico32InitCFIFlashDriver(&asram_top_flash);

    /* initialize CRC instance of extension */
    MicoCRCInit(&extension_CRC);

    /* initialize uart instance of uart_core */
    MicoUartInit(&uart_core_uart);

    /* invoke application's main routine*/
    main();
}
```



```
/*-----*/  
/* system_conf.h */  
/*-----*/  
  
/*  
 * EXT component configuration  
 */  
#define EXT_NAME "EXT"  
#define EXT_BASE_ADDRESS (0x80000080)  
#define EXT_ADDRESS_WIDTH (8)  
#define EXT_DATA_WIDTH (16)  
#define EXT_INPUT_WIDTH (16)  
#define EXT_OUTPUT_WIDTH (16)  
#define EXT_IRQ_MODE (0)  
#define EXT_LEVEL (0)  
#define EXT_EDGE (0)
```



Build process creates:

- **DDStructs.c/DDStructs.h:**
Contains data types & device driver
- **DDInit.c:**
Initialization routines for Mico32 & peripheral modules
- **system_conf.h:**
Configuration data such as address range, base address, ...

Application SW (main) can now access to this custom component via these access routines & defines

Init routines will be included automatically into the SW initialization mechanism



```
int main(void)
{
    unsigned int iValue = 0x1;
    ...

    MicoCRCctx_t *CrcData = (MicoCRCctx_t *)MicoGetDevice("Crc1");

    *((volatile unsigned int *)(CrcData->BaseAddress)) = ~iValue;
    iValue = c_InitValue;

    MICO_CRC_RESET(CrcData, 0x0000);

    MICO_CRC_WRITE_POLYNOM(c_CrcPolynom);

    while(1){

        MICO_CRC_CALC_CRC(CrcData->CalcData,NewData) \
        MICO_CRC_READ_DATA(CrcData->CalcCrc,CalculatedCrc) \

        printf("CRC: %s\n", CalculatedCrc);

    }
    return(0);
}
```



Overview

Mico32 Embedded Processor

Development Tool Chain

HW/SW Example

Conclusion



Implementation of embedded RISC processor combined with custom component allows simple & powerful interaction between SW programmable solution and HW implementations

Processor architecture created by MSB – Mico32 System Builder – graphical user interface by point & click

Fully supported by GUI for definition of Custom Component (incl. Assignment of SW drivers)

All relevant SW drivers automatically generated for standard peripherals and custom components

Ease of use leads to fast path to application programming

Free of Charge Download:

<http://www.latticesemi.com/products/intellectualproperty/ipcores/mico32/mico32developmenttools.cfm>



Thank you ...