

# Minimizing System Interruption During Configuration Using TransFR Technology

August 2011

Technical Note TN1087

### Introduction

One of the fundamental benefits of using an FPGA is the ability to reconfigure its functionality without removing the device from the system. A number of elaborate mechanisms to provide field updates have been implemented. Accessibility to the system FPGAs can be as simple as a direct cable connection or something as complex as remote access using wireless links or high-level communication protocols.

Current update methods generally require a significant disruption to the system during the configuration update. It is desirable to reduce or eliminate the downtime resulting from reconfiguration due to an update, especially for non-redundant and mission-critical equipment.

Lattice provides TransFR<sup>™</sup> (Transparent Field Reconfiguration) Technology to help minimize system interruption. TransFR Technology support is provided in ispVM<sup>™</sup> System software. Devices supporting TransFR are listed in Table 1.

#### Table 1. Device Support for TransFR

Device Family	Non-Volatile Memory
LatticeECP3™	External
LatticeECP2 <sup>™</sup> and LatticeECP2M <sup>™</sup>	External
LatticeXP2™	On-chip Flash
LatticeXP™	On-chip Flash
MachXO2™	On-chip Flash
MachXO™	On-chip Flash

Note: Device-specific details are listed in the appendices at the end of this document.

### **Background Programming**

Lattice non-volatile Flash FPGAs feature two sets of configuration storage. The SRAM contains the working configuration, and non-volatile Flash memory retains the configuration for use as necessary. The contents of the Flash memory can be loaded into SRAM automatically at power-up or at any desired time, replacing the need for external boot memory.

Devices without internal non-volatile storage configure their SRAM contents directly from an external device. Such a device might be an SPI serial Flash, a microprocessor, or an EEPROM.

Whether the non-volatile storage is on-chip or external, it can be programmed independently of the SRAM memory space and one can be modified while the other remains intact. One powerful use of this arrangement is programming of the non-volatile configuration memory, while the SRAM continues to operate uninterrupted. This is referred to as background programming.

## **Boundary Scan Control**

Lattice FPGAs also feature a rich set of IEEE 1149.1 (Boundary Scan Test) capabilities, providing additional control when accessing the device through the ispJTAG<sup>™</sup> port. Boundary scan cells have the ability to be sampled and preloaded, allowing controllable I/O behavior during programming or configuration.

<sup>© 2011</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

# TransFR Technology

Minimizing system interruption using TransFR Technology utilizes a sequence that combines background programming capabilities with boundary scan. The result is a process in which systems can be upgraded with very little disruption. Careful system design allows TransFR to be completely transparent to the application.

**Phase1:** Background Programming. The non-volatile memory (internal or external) is reprogrammed while the SRAM is running undisturbed, allowing the system to continue operating without any disruption.

**Phase2:** I/O states are captured and held or driven to a user-defined level using JTAG commands. Outputs will retain these levels throughout the reconfiguration process. As far as the system is concerned, this effectively pauses the FPGA, keeping any critical control and status outputs in their desired states during the system update.

**Phase-Locked Loops:** PLLs using internal feedback will continue to run as long as the input clock source continues. PLLs using external feedback will halt operation since the external drivers are statically driven through boundary scan.

Other Restrictions: Refer to the device-specific appendix near the end of this document

**Phase3:** While the I/O states remain under the control of boundary scan, JTAG commands are used to initiate the transfer of the new functionality from non-volatile memory to the SRAM configuration space. For device-specific implementation details, refer to the appendices at the end of this document.

After the SRAM is configured, the I/O settings will return to those specified by the user. The GSR signal is asserted internally to place the device into a predictable state.

After reconfiguration is completed and prior to the exit of boundary scan mode in Phase4, the internal device logic is actively interpreting input signals. This time period can be used for a number of purposes to allow for a custom reactivation. Common uses include:

- Synchronization of PLLs to incoming clock sources
- Manipulation of event counters and state machines into desired operational states
- Ensuring status and error indicators are properly initialized

**Phase4:** I/Os are released from boundary scan control and back to the new desired function. The internal logic seamlessly reassumes control of the I/Os.

## TransFR Design Considerations

The clock source controlling the JTAG state machine and boundary scan circuitry is often asynchronous to the system clocks. To maintain desired output levels, it is recommended that a "trigger" input be included in the design to force the internal logic to the desired state. This input can be asserted during the TransFR process to ensure that sequential design elements are initialized to their desired values.

An example of this, as shown in Figure 1, is a synchronous load function for a counter. Determining the number of clocks required to reach the target value and the synchronization with the JTAG clock is often not practical. Inclusion of a load function for the counter allows it to be placed in a desired state during the TransFR process for return to normal post-configuration device operation, as illustrated in Figure 2.

Figure 1. Verilog Code Fragment for Synchronous Load

```
always@ (posedge clk or negedge rstn)
begin
    if (~rstn)
        cnt <= 32'h00000000;
    else begin
        if (loadn == 1'b0)
            cnt <= load_val;
        else
        if (cnten == 1'b1)
            cnt <= cnt + 1;
    end
end
```





## TransFR Using ispVM System

ispVM System incorporates the TransFR flow for Lattice FPGAs in two operations. The first operation targets the background programming of the non-volatile memory, while the second controls the I/O states and initiates the configuration process.

Note: External configuration memory programming can also be accomplished through other means such as an onboard microprocessor. Provided that this does not disrupt the operation of the FPGA, the TransFR operation can be utilized.

For applicable devices, background programming is specified in ispVM System from the "Device Access Options" drop-down list. This is shown in Figure 3.

Device Information		×
Part Description:		<u>0</u> K
		Cancel
Device:		
Select LFXP10C		<u>A</u> dvanced
Device Full Name:	Package:	
LFXP10C	All	
Data File:		
<u>B</u> rowse		
Instruction Register Length:	☐ Re-initialize Part on F ☐ Enable Debug Mode	-
Operation:		
XFLASH Erase,Program,Verify	<b>~</b>	<u>E</u> xpand
Device Access Options		
Flash Background Mode	•	
<ul> <li>Click on the Arrow to the Left for Additional control of the Additional control of the Additional Click on the Arrow to the Left for Additional control of the Additional Click on the Arrow to the Additional Click on the Additiona Click on the Additional Click on the Additional Click on the</li></ul>	tional Data Files Setup —	

Figure 3. Background Programming Selection in ispVM System (LatticeXP)

ispVM System also provides the capability to transparently program SPI serial Flash devices through the connected SRAM-based FPGA, as shown in Figure 4.

Figure 4. SPI Flash Programming Selection in ispVM System (LatticeECP2)

Device Information		×
Part Description:		<u>0</u> K
Device:		<u>C</u> ancel
Select		<u>A</u> dvanced
Device Full Name:	Package:	
LFE2-50E	All	
Data File:		
Browse C:\Demo\ecp2_der	no.mcs	
Instruction Register Length:	Re-initialize Part on F Enable Debug Mode	
Operation:		
SPI XFlash Erase, Program, Verify	-	<u>E</u> xpand
Device Access Options		
SPI Flash Programming	<b>_</b>	SPI Flash Options
<ul> <li>Click on the Arrow to the Left for Add</li> </ul>	itional Data Files Setup —	

The remaining portion of the TransFR procedure is selected by choosing a dedicated device operation, as shown in Figure 5. For device-specific details, refer to the appendices near the end of this document.

Part Description:		ОК
Device:		<u>C</u> ancel
Select LFXP10C		Advanced
Device Full Name:	Package:	
LFXP10C+XXF256	256-ball fpBGA	
Data File:		
<u>B</u> rowse		
Instruction Register Length:	Re-initialize Part on	-
Operation:	Enable Debug Mod	le
XFLASH TransFR	•	<u>E</u> xpand
, _ Device Access Options		
Flash Background Mode	<b>_</b>	TransFR Options

Figure 5. TransFR Operation Selection in ispVM System (LatticeXP)

### **Embedded and Third Party Support**

The ispVM Embedded source code supports TransFR Technology. The embedded instructions for TransFR can be exported from the ispVM System environment to a VME file for use with a microprocessor.

In addition to embedded routines, support is provided for the creation of standard SVF and ATE file formats for use outside of the ispVM System environment.

### **Technical Support Assistance**

Hotline: 1-800-LATTICE (North America) +1-503-268-8001 (Outside North America)

- e-mail: techsupport@latticesemi.com
- Internet: <u>www.latticesemi.com</u>

# **Revision History**

Date	Version	Change Summary
_	—	Previous Lattice releases.
September 2006	02.1	Added LatticeECP2 information.
		Updated screen shots
		Added Table 1 to list device family support.
September 2006	02.2	Added LatticeECP2M information.
January 2007	02.3	LatticeECP2/M appendix: added note about using dual-purpose pins and added ispLEVER software setting.
May 2007	02.4	Added LatticeXP2 appendix.
May 2008	02.5	Updated screen shots.
		Enhanced description of I/O state options.
		Corrected MachXO behavior description.
October 2008	02.6	Updated LatticeXP2 appendix.
November 2010	02.7	Updated for LatticeECP3 and MachXO2 device support.
May 2011	02.8	Documented ispVM "TransFR Options" for MachXO/XO2, LatticeXP2, LatticeECP2, and LatticeECP3 devices listed.
August 2011	02.9	Added User SPI during background programming caution.

## Appendix A. LatticeXP

In the LatticeXP device, the Flash to SRAM transfer occurs on the low-to-high transition of the PROGRAMN pin. To allow control of the PROGRAMN pin from the ispJTAG port, an external connection is required to a General Purpose I/O (GPIO) pin, as shown in Figure 6.

Note: This GPIO pin should not be used for any other purpose than updating via TransFR. During operational mode, a low on this pin will result in undesired reconfiguration cycles.

#### Figure 6. PROGRAMN to GPIO Connection for LatticeXP



\*This pin is any available user-specified I/O.

The location of this GPIO pin is user-selectable using ispVM System. Without specification, this pin is assigned to a default location, shown in Table 2. Alternatively, ispVM System may also be configured to directly drive the PRO-GRAMN pin from the ispEN signal of the ispDOWNLOAD<sup>®</sup> cable. The PROGRAMN pin can also be asserted at the appropriate time by an external source, such as a microprocessor.

 Table 2. LatticeXP Default GPIO for PROGRAMN Control

LatticeXP Device	Pin Function	100 TQFP	144 TQFP	208 PQFP	256 fpBGA	388 fpBGA	484 fpBGA
ХРЗ	PROGRAMN	3	1	3	—	—	—
75	GPIO	8	9	14	—	—	—
XP6	PROGRAMN	_	1	3	C2	—	—
750	GPIO	_	9	14	E2	—	—
XP10	PROGRAMN	_	—	—	C2	F4	—
	GPIO	_	—	—	D1	H4	—
XP15	PROGRAMN	_	—	—	C2	F4	F5
AF 15	GPIO	_	—	—	E2	H3	H3
XP20	PROGRAMN	_	—	—	C2	F4	F5
7520	GPIO	_	—	—	E2	H3	H3

To select the control source of the LatticeXP PROGRAMN pin, the device package must be specified when selecting the device. The 'TransFR Options...' button in the 'Device Information' dialog, then becomes available, as shown in Figure 7.

Figure 7. Device Information Dialog with TransFR

Device Information		×
Part Description:		<u> </u>
Device:		<u>C</u> ancel
Select LFXP10C		Advanced
Device Full Name:	Package:	
LFXP10C-XXF256	256-ball fpBGA	
Data File:		
Browse		
Instruction Register Length:	Re-initialize Part or Enable Debug Mod	-
Operation:		
XFLASH TransFR	•	<u>E</u> xpand
Device Access Options		
Flash Background Mode	•	TransFR Options
<ul> <li>Click on the Arrow to the Left fr</li> </ul>	or Additional Data Files Se	etup
·		

The resulting dialog appears as shown in Figure 8.

#### Figure 8. TransFR Options Dialog

Transparent Field Reconfigu	rration Options	
⊡- All Options Select I/O Options	Select I/O Options	
Custom I/O Editor	BSDL File Name:	
	Erowse C:\Demo\lfxp10c_fpbga256.bsm	
	Boundary Scan I/O Options	
	O Use a GPIO as PROGRAMN O Use the isp	N pin as PROGRAMN
	1/0 Pin Name:	I/O State:
	PL5A	Dynamic IO 🚽
	PL5A Pin Name: D1 Index: 412	
	PL7A Pin Name: E1 Index: 408 PL7B Pin Name: F1 Index: 406	
	PL11B Pin Name: G1 Index: 394	
	Delay Option	
	2 Milliseconds	
	Apply	Done

**BSDL File Name:** A BSDL file must be supplied when specifying the state of I/Os during the TransFR operation. BSDL files can be downloaded at <u>www.latticesemi.com</u>.

**I/O State:** Provides control of the I/O behavior during the TransFR operation.

#### Lattice Semiconductor

**Dynamic I/O:** Specifies outputs are to be sampled and held to their last values (Leave-Alone), unless overridden using the Custom I/O Editor.

Custom I/O: Outputs are tri-stated, unless overridden using the Custom I/O Editor.

**Delay Option:** Specifies the delay (in milliseconds) from the start of reconfiguration of the SRAM from Flash to the release of the I/Os.

To select a particular GPIO for connection with the PROGRAMN pin:

- 1. Select the 'Use a GPIO as PROGRAMN' option
- 2. Provide a BSDL file for the device. This can be downloaded at <u>www.latticesemi.com</u>.
- 3. Select the desired pin from the list.

To enable the ispEN output of the ispDOWNLOAD cable for control of PROGRAMN, choose the 'Use the ispEN pin as PROGRAMN' option. The 'PROG Pin Connected' option must also be enabled. This can be found from the menu as Options->Cable and I/O Port Setup.

The following device limitations apply from the time the boundary scan cells are locked in Phase2 until their release in Phase4:

- Open-drain outputs revert to standard, totem-pole drivers.
- Differential outputs are driven as independent single-ended drivers during boundary scan operations. When a differential output is captured and held, the positive (true) pin is driven to that logical value using an LVCMOS output driver. The negative (complement) pin of the differential pair is tri-stated.

Additionally, during the brief configuration process the programmable I/Os default to the following characteristics, while still under the control of boundary scan:

- Outputs are single-ended, totem-pole drivers with a maximum VOH of VCCIO and 8mA drive strength.
- Internal weak pullup resistors are enabled.

### Appendix B. MachXO2 and MachXO

In the MachXO2 and MachXO device families, Flash to SRAM configuration can be initiated by an instruction from the ispJTAG port. No additional external connections are required to facilitate TransFR capabilities.

To specify TransFR in ispVM System, choose the corresponding operation, as shown in Figure 9.

#### Figure 9. Selecting TransFR for MachXO2 or MachXO

Device Information		×
Part Description:	<u>0</u> K	SVF Option TCK Frequency: 1 (MHz)
Device:           Select         LCMX0256C           Device Full Name:         Package:	<u>C</u> ancel <u>A</u> dvanced	SVF Vendor: JTAG STANDARD
LCMX0256C All Data File: Browse		I/O State: Leave Alone
Instruction Register Length: Import Operation:		Browse BSDL File:
✓       ✓         ✓       ✓	Expand TransFR Options	E <u>d</u> it

Note: The "Expand" button is used to display the I/O state options.

I/O State: Provides control of the I/O behavior during the TransFR operation.

- Leave Alone Specifies outputs are to be sampled and held to their last values.
- **Dynamic I/O** Specifies outputs are to be sampled and held to their last values (Leave Alone), unless a value is explicitly specified using the Custom I/O Editor. A BSDL file is required for this option.
- **Custom** Outputs are tri-stated, unless a value is explicitly specified using the Custom I/O Editor. A BSDL file is required for this option.
- **TransFR Options** Brings up a Delay Option pop-up menu. Specifies the delay (in milliseconds) from the start of reconfiguration of the SRAM from Flash to the release of the I/Os.

The following device limitations apply from the time the boundary scan cells are locked in Phase2 until their release in Phase4:

• Differential outputs are driven as independent single-ended drivers during boundary scan operations. When a differential output is captured and held, the positive (true) pin is driven to that logical value using an LVCMOS output driver. The negative (complement) pin of the differential pair is tri-stated.

The following MachXO2-specific device limitations apply in Phase1:

• If implemented, the hardened user SPI port outputs are disabled (tri-stated). (The configuration SPI port is not impacted.)

# Appendix C. LatticeECP2/M

The LatticeECP2/M device, an SRAM-only FPGA, relies on non-volatile external memory to store configuration data. TransFR allows configuration via the sysCONFIG port while the I/O pins remain in a locked state for minimizing system disruption.

Note: The dual-purpose I/O pins in bank 8 should not be used for signals critical to the system during TransFR. These pins are not controlled by boundary scan in phases 2 through 4 to allow full operation of the sysCONFIG port. If background programming of the SPI Flash from the LatticeECP2/M is desired, these pins cannot be used as I/O pins since the PERSISTENT preference must be set to ON.

The LatticeECP2/M supports a number of configuration sources, such as SPI serial Flash and parallel modes. All sysCONFIG modes are supported with TransFR. Refer to TN1108, <u>LatticeECP2/M sysCONFIG Usage Guide</u> for the details and connection requirements for each mode.

To enable TransFR for the LatticeECP2/M, a preference in ispLEVER must be set. This can be done in the Pre-Map Design Planner, using the Global tab in the Spreadsheet View, as shown in Figure 10. To enable TransFR, the ENABLE\_NDR option must be set to ON.

SpreadSheet View (prep_1.lpf)     _ I ] ]       File     Edit     View       Preference     Tools				
0 0 f of of of	Vref	≝ & A 2↓		
⊡- 🚵 prep_1		Preference Name 🗠	Preference Value	
🕀 🛷 Input Ports	1	Block Asynchpaths	ON	
🔁 🛷 Output Ports	2	Block InterClock Domain Paths	OFF	
⊕–HC Nets ⊡–II Cells	3	Block RD During WR Paths	OFF	
	4	Block Resetpaths	ON	
	5	COMPRESS_CONFIG	OFF	
	6	CONFIG_MODE	SLAVE_SERIAL	
	7	7 DONE_EX OFF		
	8			
	9 ENABLE_NDR ON			
	10	INBUF OFF		
	11	MCCLK_FREQ	2.5	
Group Name Type	12	PERSISTENT	OFF	
	13 UserCode 000000000000000000000000000000000000			
	14	UserCode Format	Binary	
	15	WAKE_ON_LOCK	OFF	
I I	16	WAKE_UP	21	
Logic Group         Define Bus         Port Attributes         Clock Attributes         Net Attributes         Cell Attributes         Global           Vref Location         Block         Period/Frequency         In/Out Clock         MultiCycle/MaxDelay         Derating				
Mode: Pre-Map, Architecture: ep5a00, Device: LFE2-6E, Package: FPBGA256				

Figure 10. Enabling TransFR in the Design Planner

The reconfiguration process for TransFR is initiated via commands through the ispJTAG port. To specify TransFR in ispVM System, choose the corresponding option, as shown in Figure 11.

Figure 11. Selecting TransFR for LatticeECP2

Device Information Part Description: Device: Select LFE2-50E	<u>O</u> K <u>C</u> ancel <u>A</u> dvanced	SVF Option TCK Frequency: 1 (MHz) SVF Vendor: JTAG STANDARD
Device Full Name:       Package:         LFE2-50E       All         Data File:       Important of the second		I/O State: Leave Alone

Note: The "Expand" button is used to display the I/O state options.

I/O State: Provides control of the I/O behavior during the TransFR operation.

- Leave Alone Specifies outputs are to be sampled and held to their last values.
- **Dynamic I/O** Specifies outputs are to be sampled and held to their last values (Leave Alone), unless a value is explicitly specified using the Custom I/O Editor. A BSDL file is required for this option.
- **Custom** Outputs are tri-stated, unless a value is explicitly specified using the Custom I/O Editor. A BSDL file is required for this option.
- **TransFR Options** Brings up a Delay Option pop-up menu. Specifies the delay (in milliseconds) from the start of reconfiguration of the SRAM from Flash to the release of the I/Os.

### Appendix D. LatticeXP2

The LatticeXP2 device supports TransFR from the on-chip Flash memory.

The reconfiguration process for TransFR is initiated via commands through the ispJTAG port. To specify TransFR in ispVM System, choose the corresponding option, as shown in Figure 12.

#### Figure 12. Selecting TransFR for LatticeXP2

Device Information	x
Part Description:	TCK Frequency. 1 (MHz)
Device:	SVF Vendor: JTAG STANDARD
Select LFXP2-17E_ES	
Device Full Name:     Package:       LFXP2-17E_ES     All	I/O State: Leave Alone
Data File:	Custom I/O Vector
Browse	I/O Vector File:
Instruction Register Length:	Browse
Import	BSDL File:
Operation:	Browse
XFLASH TransFR	Edit
Device Access Options	
Flash Background Mode	
<ul> <li>Click on the Arrow to the Left for Additional Data Files Setup</li> </ul>	

Note: The "Expand" button is used to display the I/O state options.

I/O State: Provides control of the I/O behavior during the TransFR operation.

- Leave Alone Specifies outputs are to be sampled and held to their last values.
- **Dynamic I/O** Specifies outputs are to be sampled and held to their last values (Leave Alone), unless a value is explicitly specified using the Custom I/O Editor. A BSDL file is required for this option.
- **Custom** Outputs are tri-stated, unless a value is explicitly specified using the Custom I/O Editor. A BSDL file is required for this option.
- **TransFR Options** Brings up a Delay Option pop-up menu. Specifies the delay (in milliseconds) from the start of reconfiguration of the SRAM from Flash to the release of the I/Os.

# Appendix E. LatticeECP3

The LatticeECP3 device, an SRAM-only FPGA, relies on non-volatile external memory to store configuration data. TransFR allows configuration via the sysCONFIG port while the I/O pins remain in a locked state for minimizing system disruption.

Note: The dual-purpose I/O pins in bank 8 should not be used for signals critical to the system during TransFR. These pins are not controlled by boundary scan in phases 2 through 4 to allow full operation of the sysCONFIG port. If background programming of the SPI Flash from the LatticeECP3 is desired, these pins cannot be used as I/O pins since the PERSISTENT preference must be set to ON.

The LatticeECP3 supports a number of configuration sources, such as SPI serial Flash and parallel modes. All sys-CONFIG modes are supported with TransFR. Refer to TN1169, <u>LatticeECP3 sysCONFIG Usage Guide</u> for the details and connection requirements for each mode.

To enable TransFR for the LatticeECP3, a preference in ispLEVER must be set. This can be done in the Pre-Map Design Planner, using the Global tab in the Spreadsheet View, as shown in Figure 13. To enable TransFR, the ENABLE\_NDR option must be set to ON.

Image: SpreadSheet View (test.lpf)     Image: SpreadSheet View (test.lpf)       File     Edit     View       Preference     Tools       Help					
🛛 🐑 Block 🎱 🕈 Period/Frequency 😂 🕻 In/Out Clock 💁 Multicycle/MaxDelay 🖉 🗉 Viet 🖕					
⊡- 🚠 test		Preference Name	Preference		
<ul> <li>Input Ports</li> <li>Output Ports</li> <li>⊢ M Nets</li> </ul>	1	Block Asynchpaths	ON		
	2	Block Resetpaths	ON		
	3	Block RD During WR Paths	OFF		
		Block InterClock Domain Paths	OFF		
	5	PERSISTENT	OFF		
	6	CONFIG_MODE	SPI		
	7	DONE_OD	ON		
	8	DONE_EX	OFF		
	9	MCCLK_FREQ	2.5		
	10	CONFIG_SECURE	OFF		
	11	WAKE_UP	21		
Group Name Type	12	WAKE_ON_LOCK	OFF		
	13	COMPRESS_CONFIG	OFF		
	14	INBUF	OFF		
	15	ENABLE_NDR	ON		
	16	UserCode Format	Binary		
	17	UserCode	0000000000		
		cell Attributes Global Block F	Period/Frequency		
Logic Group Define Bus					
Vref Location	F	Port Attributes Clock Attributes	Net Attributes		
Mode: Pre-Map, Architecture: ep5c00, Device: LFE3-70E, Package: FPBGA484					

The reconfiguration process for TransFR is initiated via commands through the ispJTAG port. To specify TransFR in ispVM System, choose the corresponding option, as shown in Figure 14.

Figure 14. Selecting TransFR for LatticeECP3

Device Information		×
Part Description:	<u>0</u> K	SVF Option TCK Frequency: 1 (MHz)
Device:	<u>C</u> ancel	SVF Vendor: JTAG STANDARD 🖵
Select LFE3-95E_ES	<u>A</u> dvanced	
Device Full Name: Package:		-
LFE3-95E_ES All		I/O State: Leave Alone 🗸
Data File: Browse Instruction Register Length:		Custom I/O Vector
Import		Browse BSDL File:
Operation:		Browse
FLASH TransFR         Device Access Options         JTAG 1532 Mode         Image: Click on the Arrow to the Left for Additional Data Files Setup	Expand TransFR Options	Edit

Note: The 'Expand' button is used to display the I/O State options.

I/O State – Provides control of the I/O behavior during the TransFR operation.

- Leave Alone Specifies outputs are to be sampled and held to their last values.
- **Dynamic I/O** Specifies outputs are to be sampled and held to their last values (Leave Alone), unless a value is explicitly specified using the Custom I/O Editor. A BSDL file is required for this option.
- **Custom** Outputs are tri-stated, unless a value is explicitly specified using the Custom I/O Editor. A BSDL file is required for this option.
- **TransFR Options** Brings up a Delay Option pop-up menu. Specifies the delay (in milliseconds) from the start of reconfiguration of the SRAM from Flash to the release of the I/Os.

### Glossary

**Configuration:** The act of writing to volatile configuration memory (such as SRAM) to set the device behavior. Configuration can occur from external sources or via internal transfer from non-volatile memory.

**JTAG:** Joint Test Action Group. IEEE 1149.1 boundary scan access port for board-level continuity and testing. Also used as an access method to program programmable logic.

**FPGA:** Field Programmable Gate Array. A high density programmable logic device containing small logic cells interconnected through a distributed array of programmable switches.

**GPIO:** General Purpose Input/Output pin.

**PLL:** Phase-Locked Loop. Used in programmable logic for clock management. Common uses include clock multiplication/division and time/phase adjustment.

**Programming:** The act of writing to non-volatile memory, such as Flash. Configuration can occur directly after programming, or at a later time.

**SRAM:** Static Random Access Memory. A volatile storage array, generally used in FPGAs for configuration memory.

**SVF File:** Serial Vector Format file. A standard file format to describe IEEE1149.1 operations.

**TransFR:** Transparent Field Reconfiguration. A configuration method to allow minimization of system downtime.

VME: ispVM Embedded. Also refers to the data file used by the embedded source code.