

## **IMT 902    Microstep Constant Current Driver for 2 Motors**



- 2 stepping motors are controlled by a single driver IC
- Output voltage 40 V max
- Output current 1.5 A /phase max
- Two pairs of built-in 4-bit DACs for micro steps
- Two pairs of built-in 16-bit shift and latch registers
- 36-pin power flat package (HSOP36-P-450-0.65)
- Low On-resistance of  $R_{on} = 0.5 \Omega$  ( $T_j = 25^\circ\text{C}$  @ 1.0 A: Typ.)
- Chopping frequency can be set by external capacitors and resistors. High speed chopping possible at 100 kHz or higher
- Built-in charge pump circuit (two ext. capacitors)


### **RECOMMENDED AND MAXIMUM OPERATING CONDITIONS**

( $T_a = 0$  to  $85^\circ\text{C}$ )

Characteristic	Sym.	Test Condition	Min.	Typ.	Max.	Peak	Unit
Logic Supply Voltage	V <sub>DD</sub>	-	4.5	5.0	5.5	7.0	V
Output Voltage	V <sub>M</sub>	V <sub>DD</sub> = 5,0 V	20	24	34	40	V
Output Current	I <sub>Out</sub> (1)	T <sub>a</sub> = 25° C / Phase (one motor)	-	1.1	1.3	1.5	A
	I <sub>Out</sub> (2)	T <sub>a</sub> = 25° C / phase (two motors)	-	1.1	1.3	1.5	A
Logic Input Voltage	V <sub>IN</sub>	-	GND	-	V <sub>DD</sub>	V <sub>DD</sub> +0.4	V
Clock Frequency	f <sub>CLK</sub>	V <sub>DD</sub> = 5,0 V	1.0	6.25	25	-	MHz
Chopping Frequency	f <sub>chop</sub>	V <sub>DD</sub> = 5,0 V	40	100	150	-	KHz
Reference Voltage	V <sub>ref</sub>	V <sub>M</sub> = 24 V, Torque = 100%	2.0	3.0	V <sub>DD</sub>	-	V
Current Detect Pin Voltage	V <sub>RS</sub>	V <sub>DD</sub> = 5,0 V	0	± 1.0	± 1.5	± 4.5	V
Power Dissipation	P <sub>D</sub>	V <sub>IN</sub> 7V or less	-	-	1.4		W
		Measured for IC	-	-	3.2		
Operating Temp.	T <sub>OPR</sub>				- 40 ...+ 85		°C
Storage Temp.	T <sub>STG</sub>				- 50 ...+ 150		°C
Junction Temp.	T <sub>J</sub>				+ 150		°C

Note: when using the IC, pay attention to thermal conditions.

## PIN ASSIGNMENT:




## PIN DESCRIPTION:

Pin No.	Pin Symbol	Description
1	<b>V<sub>MB</sub></b>	Power Supply for output B block
2	<b>OUT B</b>	Output B pin
3	R <sub>SB</sub>	Channel B current pin
4	<b>PGND</b>	Power GND pin
5	<b>OUT B\</b>	Output B\ pin
6	LGND	Logic GND pin
7	Ccp A	Capacitor pin for charge pump (Ccp 1) (Capacitor C2, see Pg. 5)
8	CR	External C/R (osc) pin (sets chopping frequency)
9	V <sub>REF AB</sub>	V <sub>ref</sub> input pin AB
F <sub>IN</sub>	<b>V<sub>SS</sub> (F<sub>IN</sub>)</b>	Logic GND pin
10	V <sub>REF CD</sub>	V <sub>ref</sub> input pin CD
11	NC	Non conection
12	Ccp B	Capacitor pin for charge pump (Ccp 2) (Capacitor C1, see Pg. 5)
13	Ccp C	Capacitor pin for charge pump (Ccp 3) (Capacitor C1, see Pg. 5)
14	<b>OUT D\</b>	Output D\ pin
15	<b>PGND</b>	Power GND pin
16	R <sub>SD</sub>	Channel D current pin
17	<b>OUT D</b>	Output D pin
18	<b>V<sub>MD</sub></b>	Power Supply for output D block
19	<b>V<sub>MC</sub></b>	Power Supply for output C block
20	<b>OUT C\</b>	Output C\ pin
21	R <sub>SC</sub>	Channel C current pin
22	<b>PGND</b>	Power GND pin
23	<b>OUT C</b>	Output C pin
24	STROBE CD	CD STROBE (latch) signal input pin
25	CLK CD	CD clock input pin
26	DATA CD	CD serial data signal input pin
27	V <sub>DD</sub>	Power pin for logic block
F <sub>IN</sub>	<b>V<sub>SS</sub> (F<sub>IN</sub>)</b>	Logic GND pin
28	RESET\	Output reset signal input pin
29	DATA AB	AB serial data signal input pin
30	CLK AB	AB clock input pin
31	STROBE AB	AB STROBE (latch) signal input pin
32	<b>OUT A</b>	Output A pin
33	<b>PGND</b>	Power GND pin
34	R <sub>SA</sub>	Channel A current pin
35	<b>OUT A\</b>	Output A\ pin
36	<b>V<sub>MA</sub></b>	Power Supply for output A block


Note: All GND pins and F<sub>IN</sub> pins must be grounded. Since F<sub>IN</sub> also functions as a heat sink, take the heat dissipation into consideration when designing the board.

## Input equivalent circuit:

- 1) Logic input circuit (CLK, DATA, STROBE)




- 2) Input circuit (RESET)



Note: The RESET\ pin is pulled down. Do not use this pin open.


## Application example:

(A/B unit only. C/D unit in brackets)



## Block Diagram:

(A/B unit, C/D unit is the same as A/B unit)



## Calculation of set current:

Determining  $R_S$  and  $V_{ref}$  determines the set current value.

$$I_{OUT} = \frac{V_{ref}(V) * HoldCurrent(= 1.0/0.85/0.7/0.5)}{5 * R_S(\Omega)}$$

For example:

To input  $V_{ref} = 5.0$  V and hold current = 100 % (= 1.0) and to output  $I_{out} = 1$  A,

$R_S = 1 \Omega$  ( 1 W or more) is required.

## Calculation of CR oscillation frequency (Chopping reference frequency):

The CR oscillation frequency and  $f_{chop}$  can be calculated by the following formulas:

$$f_{CR} = \frac{1}{C * (0.523R + 313.8)} [Hz]$$

$$f_{chop} = \frac{f_{CR}}{8} [Hz]$$

For example:

When  $C_{osc} = 1$  nF (=C3) and  $R_{osc} = 2200 \Omega$  (= R1) are connected to the CR pin, the oscillation frequency is calculated as 682 kHz.

At this time the chopping frequency  $f_{chop}$  is  $f_{CR}/8 = 85.4$  kHz.

## IC Power Dissipation:

Power consumed by the Power Transistor (calculated with  $R_{DS\ ON} = 0.6\ \Omega$ ):

$$P(\text{out}) = 2(I_{Tr}) * I_{out}(A) * V_{DS}(V) = 2 * I_{out}^2 * R_{DSon}$$

Power consumed by the logic block:


Operating mode / unit when  $V_{DD}$  is connected to 5V and  $V_M$  is connected to 24V:

$$P = 5(V) * 0.002(A) + 24(V) * 0.0125(A) = \underline{\underline{0.31(W)}}$$

Standby mode (RESET=L) / unit:

$$P(\text{standby}) = 24(V) * 0.006(A) + 5(V) * 0.002(A) = \underline{\underline{0.154(W)}}$$

PD-Ta (Package power dissipation)



①  $R_{th(j-a)}$  IC only (96°C/W)

② When mounted on the board (38°C/W)  
Board size (100×200×1.6mm)



## Signal functions:

Serial data input setting:



Data input to the serial pin are 16-bit data transferred from DATA 0 to DATA 15.  
Data are input and transferred at the following timings:

At clock falling edge: data input  
At clock rising edge: data transfer

After data are transferred, all data are latched on the rising edge of the STROBE signal. As long as STROBE is not rising, the signal can be either low or high during data transfer.

Serial input signals (for A/B, C/D is the same as A/B):

DATA No.	NAME	FUNCTIONS
0 LSB	Hold Current 0	DATA No. 0,1: HH: 100% LH: 85%
1	Hold Current 1	HL: 70% LL: 50%
2	Decay Mode B <sub>0</sub>	00: Slow Decay 01: Mixed Decay 37.5 %
3	Decay Mode B <sub>1</sub>	10: Mixed Decay 75% 11:Fast DEcay
4	Current B <sub>0</sub>	Used for setting current.
5	Current B <sub>1</sub>	(LLLL = output all off mode)
6	Current B <sub>2</sub>	4-bit current B data
7	Current B <sub>3</sub>	(steps can be devidied into 16 by 4-bit data)
8	Phase B	Phase information: High = OUT B High, OUT B\ Low
9	Decay Mode A <sub>0</sub>	00: Slow Decay 01: Mixed Decay 37.5 %
10	Decay Mode A <sub>1</sub>	10: Mixed Decay 75% 11:Fast DEcay
11	Current A <sub>0</sub>	Used for setting current.
12	Current A <sub>1</sub>	(LLLL = output all off mode)
13	Current A <sub>2</sub>	4-bit current A data
14	Current A <sub>3</sub>	(steps can be devidied into 16 by 4-bit data)
15 MSB	Phase A	Phase information: High = OUT A High, OUT A\ Low

Hold Current Functions (= current down; DATA No. 0, 1)

Hold Current 0	Hold Current 1	Comparator reference
H	H	voltage ratio 100%
L	H	85%
H	L	70%
L	L	50%

### Decay Mode Functions (DATA No. 2, 3)

Decay Mode $X_1$	Decay Mode $X_0$	Function
L	L	Slow Decay 0%
L	H	Mixed Decay 37.5%
H	L	Mixed Decay 75%
H	H	Fast Decay 100%

### Current Ax (Bx) functions (Data No. 4 to 7 and 11 to 14)





STEP	SET ANGLE	$A_3$	$A_2$	$A_1$	$A_0$	$B_3$	$B_2$	$B_1$	$B_0$
16	90.0	H	H	H	H	L	L	L	L
15	84.4	H	H	H	H	L	L	L	H
14	78.8	H	H	H	L	L	L	H	L
13	73.1	H	H	L	H	L	L	H	H
12	67.5	H	H	L	L	L	H	L	L
11	61.2	H	L	H	H	L	H	L	H
10	56.3	H	L	H	L	L	H	H	L
9	50.6	H	L	L	H	L	H	H	H
8	45.0	H	L	L	L	H	L	L	L
7	39.4	L	H	H	H	H	L	L	H
6	33.8	L	H	H	L	H	L	H	L
5	28.1	L	H	L	H	H	L	H	H
4	22.5	L	H	L	L	H	H	L	L
3	16.9	L	L	H	H	H	H	L	H
2	11.3	L	L	H	L	H	H	H	L
1	5.6	L	L	L	H	H	H	H	H
0	0.0	L	L	L	L	H	H	H	H

By inputting the above current data, 16-microstep drive is possible.

### Phase functions (Data No. 8 and 15)

INPUT	FUNCTION
H	Positive polarity ( $A = H, A\setminus = L$ )
L	Negative polarity ( $A = L, A\setminus = H$ )

## Serial input signal functions

INPUT						ACTION
CLK	STROBE	DATA	RESET\	V <sub>DDR</sub> Or V <sub>MR</sub>	TSD <sup>(1)</sup> / ISD <sup>(2)</sup>	
	X	X	H	H	L	No change in shift register
	X	H	H	H	L	H level is input to shift register
	X	L	H	H	L	L level is input to shift register
X		X	H	H	L	Shift register data are latched
X	X	X	L	X	L	Output off, charge pump halted
X	X	X	X	L	L	Output off, charge pump halted (only V <sub>DDR</sub> )
X	X	X	H	H	H	Output off, charge pump halted Restored when Reset\ goes from low to high

X: Don't care

V<sub>DDR</sub>: (return voltage V<sub>DD</sub> and V<sub>M</sub>) H when the operable range (3V typical) or higher and L when lower.

<sup>(1)</sup> TSD: (Thermal shut down circuit):

When the IC junction temperature reaches the specified value and the TSD circuit is activated, the internal reset circuit is activated switching the outputs of both motors off. When the temperature is set between 130 to 170°C (max), the TSD circuit operates. When the TSD circuit is activated, the function data latched at that time are cleared. Output is halted until the reset is released. While the TSD circuit is in operation, the charge pump is halted.

Even if the TSD circuit is activated and RESET goes H ⇒ L ⇒ H instantaneously, the IC is not reset until the IC junction temperature drops 35°C (typ.) below the TSD operating temperature (hysteresis function)

<sup>(2)</sup> ISD: (Overcurrent protection circuit)

When current exceeding the specified value flows to the output, the internal reset circuit is activated switching the outputs of both shafts to off. When the ISD circuit is activated, the function data latched at that time are cleared. Until the reset signal is input, the overcurrent protection circuit remains activated. During ISD the charge pump is halted. For failsafe operation be sure to add a fuse to the power supply.


## Application operation input data:

### 1/1 – Step

	Hold Current 0	Hold Current 1	Decay B <sub>0</sub>	Decay B <sub>1</sub>	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	Phase B	Decay A <sub>0</sub>	Decay A <sub>1</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	Phase A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	0	1	1	1	1	1	1	0	1	1	1	1	1
2	1	1	1	0	1	1	1	1	0	1	0	1	1	1	1	1
3	1	1	1	0	1	1	1	1	0	1	0	1	1	1	1	0
4	1	1	1	0	1	1	1	1	1	1	0	1	1	1	1	0

Data are input on the rising edge of CLK. Every input of a data string (16-bit) requires input of the STROBE signal. Hold Current is set to 100%.

Output current waveform of 2-phase excitation sine wave:




### 1/2 – Step

	Hold Current 0	Hold Current 1	Decay B <sub>0</sub>	Decay B <sub>1</sub>	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	Phase B	Decay A <sub>0</sub>	Decay A <sub>1</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	Phase A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	0	1	1	1	1	1	1	0	0	0	0	0	1
2	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	1
3	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	1
4	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	1
5	1	1	1	0	1	1	1	1	0	1	0	0	0	0	0	0
6	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	0
7	1	1	1	0	0	0	0	0	0	1	0	1	1	1	1	0
8	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	0

Data are input on the rising edge of CLK. Every input of a data string (16-bit) requires input of the STROBE signal. Hold Current is set to 100%.

Output current waveform of 1-2 phase excitation sine wave:



#### 1/4 – Step

	Hold Current 0	Hold Current 1	Decay B <sub>0</sub>	Decay B <sub>1</sub>	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	Phase B	Decay A <sub>0</sub>	Decay A <sub>1</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	Phase A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	0	1	1	1	1	1	1	0	0	0	0	0	1
2	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	1
3	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	1
4	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	1
5	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	1
6	1	1	1	0	0	0	1	0	0	1	0	0	0	1	1	1
7	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	1
8	1	1	1	0	0	0	1	1	0	1	0	0	0	1	0	1
9	1	1	1	0	1	1	1	1	0	1	0	0	0	0	0	1
10	1	1	1	0	0	0	1	1	0	1	0	0	0	1	0	0
11	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	0
12	1	1	1	0	0	0	1	0	0	1	0	0	0	1	1	0
13	1	1	1	0	0	0	0	0	0	1	0	1	1	1	1	0
14	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	0
15	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	0
16	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	0

Data are input on the rising edge of CLK. Every input of a data string (16-bit) requires input of the STROBE signal. Hold Current is set to 100%.

# 1/8 – Step

	Hold Current 0	Hold Current 1	Decay B <sub>0</sub>	Decay B <sub>1</sub>	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	Phase B	Decay A <sub>0</sub>	Decay A <sub>1</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	Phase A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	0	1	1	1	1	1	1	0	0	0	0	0	1
2	1	1	1	0	0	1	1	1	1	1	0	0	1	0	0	1
3	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	1
4	1	1	1	0	0	1	0	1	1	1	0	0	1	1	0	1
5	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	1
6	1	1	1	0	0	1	1	0	1	1	0	0	1	0	1	1
7	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	1
8	1	1	1	0	0	1	0	0	1	1	0	0	1	1	1	1
9	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	1
10	1	1	1	0	0	1	0	0	0	1	0	0	1	1	1	1
11	1	1	1	0	0	0	1	0	0	1	0	0	0	1	1	1
12	1	1	1	0	0	1	1	0	0	1	0	0	1	0	1	1
13	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	1
14	1	1	1	0	0	1	0	1	0	1	0	0	1	1	0	1
15	1	1	1	0	0	0	1	1	0	1	0	0	0	1	0	1
16	1	1	1	0	0	1	1	1	0	1	0	0	1	0	0	1
17	1	1	1	0	1	1	1	1	0	1	0	0	0	0	0	1
18	1	1	1	0	0	1	1	1	0	1	0	0	1	0	0	0
19	1	1	1	0	0	0	1	1	0	1	0	0	0	1	0	0
20	1	1	1	0	0	1	0	1	0	1	0	0	1	1	0	0
21	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	0
22	1	1	1	0	0	1	1	0	0	1	0	0	1	0	1	0
23	1	1	1	0	0	0	1	0	0	1	0	0	0	1	1	0
24	1	1	1	0	0	1	0	0	0	1	0	0	1	1	1	0
25	1	1	1	0	0	0	0	0	0	1	0	1	1	1	1	0
26	1	1	1	0	0	1	0	0	1	1	0	0	1	1	1	0
27	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	0
28	1	1	1	0	0	1	1	0	1	1	0	0	1	0	1	0
29	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	0
30	1	1	1	0	0	1	0	1	1	1	0	0	1	1	0	0
31	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	0
32	1	1	1	0	0	1	1	1	1	1	0	0	1	0	0	0

Data are input on the rising edge of CLK. Every input of a data string (16-bit) requires input of the STROBE signal. Hold Current is set to 100%.


1/16 – Step

	Hold Current 0	Hold Current 1	Decay B <sub>0</sub>	Decay B <sub>1</sub>	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	Phase B	Decay A <sub>0</sub>	Decay A <sub>1</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	Phase A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	0	1	1	1	1	1	1	0	0	0	0	0	1
2	1	1	1	0	1	1	1	1	1	1	0	1	0	0	0	1
3	1	1	1	0	0	1	1	1	1	1	0	0	1	0	0	1
4	1	1	1	0	1	0	1	1	1	1	0	1	1	0	0	1
5	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	1
6	1	1	1	0	1	1	0	1	1	1	0	1	0	1	0	1
7	1	1	1	0	0	1	0	1	1	1	0	0	1	1	0	1
8	1	1	1	0	1	0	0	1	1	1	0	1	1	1	0	1
9	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	1
10	1	1	1	0	1	1	1	0	1	1	0	1	0	0	1	1
11	1	1	1	0	0	1	1	0	1	1	0	0	1	0	1	1
12	1	1	1	0	1	0	1	0	1	1	0	1	1	0	1	1
13	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	1
14	1	1	1	0	1	1	0	0	1	1	0	1	0	1	1	1
15	1	1	1	0	0	1	0	0	1	1	0	0	1	1	1	1
16	1	1	1	0	1	0	0	0	1	1	0	1	1	1	1	1
17	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	1
18	1	1	1	0	1	0	0	0	0	1	0	1	1	1	1	1
19	1	1	1	0	0	1	0	0	0	1	0	0	1	1	1	1
20	1	1	1	0	1	1	0	0	0	1	0	1	0	1	1	1
21	1	1	1	0	0	0	1	0	0	1	0	0	0	1	1	1
22	1	1	1	0	1	0	1	0	0	1	0	1	1	0	1	1
23	1	1	1	0	0	1	1	0	0	1	0	0	1	0	1	1
24	1	1	1	0	1	1	1	0	0	1	0	1	0	0	1	1
25	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	1
26	1	1	1	0	1	0	0	1	0	1	0	1	1	1	0	1
27	1	1	1	0	0	1	0	1	0	1	0	0	1	1	0	1
28	1	1	1	0	1	1	0	1	0	1	0	1	0	1	0	1
29	1	1	1	0	0	0	1	1	0	1	0	0	0	1	0	1
30	1	1	1	0	1	0	1	1	0	1	0	1	1	0	0	1
31	1	1	1	0	0	1	1	1	0	1	0	0	1	0	0	1
32	1	1	1	0	1	1	1	1	0	1	0	1	0	0	0	1
33	1	1	1	0	1	1	1	1	0	1	0	0	0	0	0	1
34	1	1	1	0	1	1	1	1	0	1	0	1	0	0	0	0
35	1	1	1	0	0	1	1	1	0	1	0	0	1	0	0	0
36	1	1	1	0	1	0	1	1	0	1	0	1	1	0	0	0
37	1	1	1	0	0	0	1	1	0	1	0	0	0	1	0	0
38	1	1	1	0	1	1	0	1	0	1	0	1	0	1	0	0
39	1	1	1	0	0	1	0	1	0	1	0	0	1	1	0	0
40	1	1	1	0	1	0	0	1	0	1	0	1	1	1	0	0
41	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	0
42	1	1	1	0	1	1	1	0	0	1	0	1	0	0	1	0
43	1	1	1	0	0	1	1	0	0	1	0	0	1	0	1	0
44	1	1	1	0	1	0	1	0	0	1	0	1	1	0	1	0
45	1	1	1	0	0	0	1	0	0	1	0	0	0	1	1	0
46	1	1	1	0	1	1	0	0	0	1	0	1	0	1	1	0

47	1	1	1	0	0	1	0	0	0	1	0	0	1	1	1	0
48	1	1	1	0	1	0	0	0	0	1	0	1	1	1	1	0
49	1	1	1	0	0	0	0	0	0	1	0	1	1	1	1	0
50	1	1	1	0	1	0	0	0	1	1	0	1	1	1	1	0
51	1	1	1	0	0	1	0	0	1	1	0	0	1	1	1	0
52	1	1	1	0	1	1	0	0	1	1	0	1	0	1	1	0
53	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	0
54	1	1	1	0	1	0	1	0	1	1	0	1	1	0	1	0
55	1	1	1	0	0	1	1	0	1	1	0	0	1	0	1	0
56	1	1	1	0	1	1	1	0	1	1	0	1	0	0	1	0
57	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	0
58	1	1	1	0	1	0	0	1	1	1	0	1	1	1	0	0
59	1	1	1	0	0	1	0	1	1	1	0	0	1	1	0	0
60	1	1	1	0	1	1	0	1	1	1	0	1	0	1	0	0
61	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	0
62	1	1	1	0	1	0	1	1	1	1	0	1	1	0	0	0
63	1	1	1	0	0	1	1	1	1	1	0	0	1	0	0	0
64	1	1	1	0	1	1	1	1	1	1	0	1	0	0	0	0

Data are input on the rising edge of CLK. Every input of a data string (16-bit) requires input of the STROBE signal. Hold Current is set to 100%.

Output current waveform of pseudo sine wave:





## Electrical Characteristics:

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
Input Voltage	High	$V_{IN(H)}$	CLK, RESET\, STROBE, DATA Pins	2.0	$V_{DD}$	$V_{DD} + 0.4$	V
	Low	$V_{IN(L)}$		GND - 0.4	GND	0.8	
Input Current 1		$I_{IN1(H)}$	CLK, STROBE, DATA Pins	-	-	1.0	$\mu A$
		$I_{IN1(L)}$		-	-	1.0	
Input Current 2		$I_{IN2(H)}$	RESET\, (SETUP H)	-	-	700	$\mu A$
		$I_{IN2(L)}$		-	-	700	
Power Dissipation ( $V_{DD}$ pin)		$I_{DD1}$	$V_{DD}=5V$ (STROBE, RESET\, DATA = L) logic, output all off	-	3.0	6.0	mA
		$I_{DD2}$	Output open, $f_{CLK}=6.25MHz$ Logic active, $V_{DD}=5V$ Charge pump=charged	-	4.0	80	
Power Dissipation ( $V_M$ pin)		IM 1	Output open (STROBE, RESET\, DAT = L) Logic, output all off Charge pump = no operation	-	5.0	6.0	mA
		IM 2	Output open, $f_{CLK} = 6.25 MHz$ , logic active, $V_{DD}=5V$ , $V_M=24V$ , output off Charge pump=charged	-	12	20	
		IM 3	Output open, $f_{CLK} = 6.25 MHz$ , logic active, 100kHz chopping, output open, charge pump=charged, $C_{cp1}=0.22\mu F$ , $C_{cp2}=0.01\mu F$	-	30	40	
Output Standby Current	Upper	$I_{OH}$	$V_{RS}=V_M=24V$ , $V_{Out}=0V$ , RESET\=H, DATA all L	-400	-	-	$\mu A$
Output Bias Current	Upper	$I_{OB}$	$V_{RS}=V_M=24V$ , $V_{Out}=24V$ , RESET\=H, DATA all L	-200			
Output Leakage Current	Lower	$I_{OL}$	$V_{RS}=V_M=C_{cp}$ $A=V_{OUT}=24V$ , RESET\ = L	-	-	1.0	
Comparator Referece Voltage Ratio	High	$V_{RS(H)}$	$V_{ref}=3.0 V$ , Hold Current=(H.H)=100%	-	100	-	%
	Mid High	$V_{RS(MH)}$	$V_{ref}=3.0 V$ , Hold Current =(H.L)=85%	83	85	87	
	Mid low	$V_{RS(ML)}$	$V_{ref}=3.0 V$ , Hold Current =(L.H)=70%	68	70	72	
	Low	$V_{RS(L)}$	$V_{ref}=3.0 V$ , Hold Current =(L.L)=50%	48	50	52	

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
Output current differential	$\Delta I_{Out1}$	Differences between output current channels $I_{Out} = 1000mA$	-5	-	5	%
Output current setting differential	$\Delta I_{Out2}$	$I_{Out}=1000mA$	-5	-	5	%
RS pin current	IRS	$V_{RS}=24V$ , $V_M=24V$ , RESET $\backslash=L$ (reset status)	-	-	10	$\mu A$
Output transistor drain-source on-resistance	$R_{ON (D-S) 1}$	$I_{Out}=1.0A$ , $V_{DD}=5V$ , $T_j=25^{\circ}C$ , Drain-Source	-	0.5	0.6	$\Omega$
	$R_{ON (D-S) 1}$	$I_{Out}=1.0A$ , $V_{DD}=5V$ , $T_j=25^{\circ}C$ , Source-Drain	-	0.5	0.6	
	$R_{ON (D-S) 2}$	$I_{Out}=1.0A$ , $V_{DD}=5V$ , $T_j=105^{\circ}C$ , Drain-Source	-	0.5	0.75	
	$R_{ON (D-S) 2}$	$I_{Out}=1.0A$ , $V_{DD}=5V$ , $T_j=105^{\circ}C$ , Source-Drain	-	0.5	0.75	
$V_{ref}$ input voltage	$V_{ref}$	$V_M=24V$ , $V_{DD}=5V$ , RESET $\backslash=H$ output on	2.0	-	$V_{DD}$	V
$V_{ref}$ input current	$I_{ref}$	RESET $\backslash=H$ , output off, $V_M=24V$ , $V_{DD}=5V$ $V_{ref}=3.0V$	0	-	100	$\mu A$
TSD temperature	$T_jTSD$	$V_M=24V$ , $V_{DD}=5V$	130	-	170	$^{\circ}C$
TSD return temperature difference	$\Delta T_jTSD$	$T_jTSD=130$ to $170^{\circ}C$	-	$T_j$ TSD -35		$^{\circ}C$
$V_{DD}$ return voltage	$V_{DDR}$	$V_M=24V$ , RESET $\backslash=H$ , STROBE $=H$	2.0	-	4.0	V
$V_M$ return voltage	$V_{MR}$	$V_{DD}=5V$ , RESET $\backslash=H$ , STROBE $=H$	2.0	-	4.0	V
Over current protected circuit operation current	$I_{SD}$	$V_{DD}=5V$ , $V_M=24V$ , $f_{chop}=100$ kHz set	-	2.6	-	A

## AC Characteristics:

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
Clock frequency	$f_{CLK}$	-	1.0	-	25	MHz
Minimum clock pulse width	$t_{w(clk)}$	-	40	-	-	ns
	$t_{wp(clk)}$	-	20	-	-	
	$t_{wn(clk)}$	-	20	-	-	
Minimum STROBE pulse width	$t_{STROBE}$	-	40	-	-	ns
	$t_{STROBE (H)}$	-	20	-	-	
	$t_{STROBE (L)}$	-	20	-	-	
Data setup time	$t_{su}^{SIN-CLK}$	-	20	-	-	ns
	$t_{su}^{ST-CLK}$	-	20	-	-	
Data hold time	$t_h^{SIN-CLK}$	-	20	-	-	ns
	$t_h^{CLK-ST}$	-	20	-	-	
Output transistor switching characteristics	$t_r$	Output load	-	0.1	-	$\mu s$
	$t_f$	6.8mH/5.7 $\Omega$	-	0.1	-	
	$t_{pLH (ST)}$	STROBE (L $\Rightarrow$ H) to $V_{Out}$	-	15	-	
	$t_{pHL (ST)}$	Output load 6.8mH/5.7 $\Omega$	-	10	-	
	$t_{pLH (CR)}$	CR to $V_{Out}$	-	1.2	-	
	$t_{pHL (CR)}$	Output load 6.8mH/5.7 $\Omega$	-	2.5	-	
Noise rejection dead band time	$t_{BLNK}$	$I_{out}=1.0A$	200	300	400	ns
CR reference signal oscillation frequency	$f_{CR}$	$C_{osc}=560pF$ , $R_{osc}=3.6k\Omega$	-	736	-	kHz
Chopping frequency range	$f_{chop (min)}$ $f_{chop (typ)}$ $f_{chop (max)}$	Output active ( $I_{out}=1.0A$ ) Step fixed, $C_{cp1}=0.22\mu F$ , $C_{cp2}=0.01\mu F$	40	100	150	kHz
Chopping frequency	$f_{chop}$	Output active ( $I_{out}=1.0A$ )	-	100	-	kHz
Charge pump rise time	$t_{ONG}$	$C_{cp2}=0.22\mu F$ , $C_{cp}=0.01\mu F$ $V_M=24V$ , $V_{DD}=5V$ Reset\ = L $\Rightarrow$ H	-	2	4	ms

### Package Dimensions :

Unit: mm

HSOP36-P-450-0.65

