


Notes:


- 1) The Fuse Bit CKOUT must be set so the Atmega will output its clock at pin B1.
- 2) The JTAGEN must be disabled, JTAG pins used for normal I/O
- 3) recommended Fuse settings (Low, High, Extended): BF, D9, FF
- 4) PB4 has dual usage: /RTS while the Atmega is in control, /BUSREQ otherwise

Rev. 1.1 12-Oct-2013, M. Berger

Z180 Test Computer
Atmega Control Processor, SRAM


Sheet 1 of 6





Notes:

- 1) The capacitor at the V- pin of the MAX must be connected with its + pin to GND. This is intentional, no drawing mistake.
- 2) For the signal names of the serial interface #1 A at the last position indicates the Atmega, Z indicates the Z180



Notes:

- 1) Jumper J1 to be either closed or connected to external On/Off switch.
- 2) Jumper J2 to be either left open or connected to external reset button.

A

B

C

D

E

F

ADDRESS BUS [A0 .. A15]

