



NEEDS 2006 workshop

ElMAC services


Advanced Topics in EMC Design

Tim Williams
Elmac Services

Consultancy and training in electromagnetic compatibility

e-mail timw@elmac.co.uk web www.elmac.co.uk phone +44 (0)1929 558279

1



Issue 1: The ground plane – to split or not to split?


ElMAC services

Outline

- The ground plane
- Why split the GP?
- What are the disadvantages of split GPs?
- What happens if you don't split?


2

The purpose of the ground plane



3


Voltages developed across the GP





- maximum inductance L_G is at the edges of the ground plane, so ...
- don't cross the edges, and keep them free of high di/dt return currents

4



The effect of a discontinuity in I_{ret}




No split: high mutual inductance, low ground inductance



Extra return path adds ground inductance



Advice to split



Example

“...This layout separates the analog and digital ground planes with a 2 to 3 mm gap and connects them at one point beneath the codec with a single 3 to 4 mm wide link. ... The link between the planes, as close to the codec as possible, prevents any potential difference due to ESD or fault currents. Without the link, these currents could flow through the codec’s substrate degrading performance. You should try to avoid running any digital or analog signal traces across the gap between the digital and analog planes...”

“... During PCB development, you may find it useful to provide removable links between the ground planes in several PCB locations, to permit debugging and testing for ground isolation...”


– Analog Devices AN-404

Why separate A & D ground planes?

- high frequency digital noise currents in DGND might pollute sensitive wideband circuits on AGND
 - common impedance coupling is a threat if there are mixed ground connections
- most application notes advise it
 - guards against inadequate layout practices in either analogue or digital section
- “we’ve always done it this way”
- if properly done, it gives good internal signal integrity, but it is a **common cause of poor external EMC**

7

Effect of separate A & D ground planes




8

Multiple A-D devices

Question:

In my design I am using multiple codecs which are daisy chained together, and I was wondering about connecting the analog and digital planes. The data sheet has recommendations but I still need clarification on how to treat the power and ground planes in the case of using multiple codecs?

From Analog Devices Engineering Note EE-28




Answer:

The best method of determining where the planes get connected is as follows:

- Leave 3 places together on opposite sides of the planes.
- Use a direct link (small narrow trace or wire) or a ferrite bead to connect the two planes
- Of the 3 places to be linked, see which one gives you the best signal-to-noise ratio. Be prepared to do some measurements. To test for optimum performance, you can set up a test by generating a tone to the input of each codec, run an FFT on the DSP and view the results with a scope on the codec output. There is no solid proven method to yield the best result. The rule of thumb is to do an educated guess on which link between both planes gives you the best performance.
- Make sure that you only use one connection. Or else you are in danger of creating *ground loops!*


Multiple A-D packages: single link



Un-linked ADCs suffer excessive noise injection (both internal and externally caused) across the chip

Differences on-chip between AGND and DGND contribute to driving the radiating dipole

Multiple A-D packages: several links




Each ADC is protected, but digital currents can now contaminate analogue circuits **(this is a ground loop)**

... but, will they, and, **how badly?**

... and anyway, implementing multiple links is nearly all the way to a full ground plane ... **so why have splits at all?**


What happens with a single un-split GP?



- The solid structure gives no opportunity for an enhanced dipole
- but A and D ground currents could intermix, so...
- lay out the circuits as if there were separate ground planes: **observe strict segmentation rules**


So why ...

- So, why do mixed-signal ICs have separate AGND and DGND pins if we're not going to use them?
- Because of bond wire inductance, that's why ...



13

The impedance of ground planes



So, e.g. at 1MHz, a **10mA** contaminating current will give around **10μV** across two points on the plane (from Ohm's Law)

14

Issue 2: Digital decoupling

Outline

- The purpose of decoupling
- Capacitor selection and layout
- Paralleling capacitors
- The planes as a transmission line
- Resistive damping
- Segmenting the power plane with inductors


15

The purpose of decoupling

- ΔI currents from digital ICs cause ground bounce across power supply impedance
 - power source impedance is largely inductive
 - digital IC totem-pole switching gives high transient di/dt through power pins, and $\Delta V_{\text{supply}} \approx -L \cdot di/dt$
- decoupling capacitors stabilize the power rail voltage
 - voltage droop from an ideal capacitor $\Delta V = I \cdot t / C$
 - reduce radiated emissions since the loop area for high spectral content switching current is reduced


16

Decoupling regime vs frequency




- LF/MF: power lead inductance L_p dominates, add C_{BULK}
- HF: track inductance L_T dominates, add C_D
- VHF: C_D lead inductance L_C becomes significant, so use power/ground planes to get distributed capacitance
- UHF: power/ground planes become a transmission line ...


Capacitor positioning re. IC




- all local partial inductances compromise the effectiveness of C_D
- the best position for C_D is directly underneath the package to maximize mutual inductance of wires and traces



SM capacitor impedances (1)






Pad pattern	Resistance mΩ	Inductance nH
P2	12	0.61
P3	17	1.32
P4	22	2.00
P5	54	7.11
P6	95	15.7
P7	53	10.3



Via length D	Via spacing W	Inductance nH
0.263	0.34	11.0
0.223	0.21	7.2
0.173	0.21	5.7
0.163	0.14	4.2
0.057	0.22	2.2
0.037	0.17	1.2


SM capacitor impedances (2)



Link to Murata capacitor data


Capacitor value

Capacitor self resonance






- below self resonance, value is important – more capacitance = better decoupling
- above self resonance, value is unimportant – less inductance = better decoupling

Multiple capacitors with P/G planes



Parallel capacitors

- 2 capacitors of different values at one point are dangerous
- Multiple capacitors of the same value with power/ground planes are useful
- Multiple capacitors of different values with power/ground planes give a wider low-Z bandwidth




Power and ground planes as a TL

- The previous model assumed the board was small with respect to a wavelength ($< \lambda/10$)


but this is not true at UHF and above:
a quarter wavelength in FR4 ($\epsilon_r \approx 4$) at 300MHz is **12.5cm!**

... the board then acts as a parallel-plate transmission line

$$\lambda = \frac{3 \cdot 10^8}{\sqrt{\epsilon_r} \cdot \text{frequency}}$$



Transmission line impedance




$$Z_0 = 120 \cdot \pi \cdot \frac{h}{\sqrt{\epsilon_r} \cdot W}$$

$$C \text{ (pF)} = 0.0885 \cdot \frac{A \text{ (cm}^2\text{)}}{h \text{ (cm)}}$$


For h = 50, 200 and 800 μm;
capacitance for 20cm long line

Z_0 and C_{PLANE} versus width and separation




Dissipative edge termination

- effect of decoupling ESL is to re-tune plane resonances
- effect of decoupling ESR is to damp resonance and reduce Z_0
- because power plane Z_0 is low, a lot of capacitors are needed
- resonances can be reduced independently by adding resistance at the plane edges, across the planes (with DC blocking)
- resistance must be very low ESL and match Z_0 , but not perfectly



Segmenting the power plane



- splitting the power plane(s) (not the ground plane) into several segments, each decoupled by a choke, creates “islands” for noisy or sensitive circuits and reduces the impact of plane resonances

27

Conclusions

- consider decoupling regimes for each part of the spectrum
- include capacitor stray inductance in all considerations
- at VHF, package and via inductance is more important than value
 - decoupling capacitor value and position can be modelled with a circuit simulator
- at UHF, board resonances are significant and can only be dealt with by resistive damping or segmentation
 - decoupling capacitor, damping resistor and IC positioning can be modelled by treating the plane as a network of distributed transmission lines

28


Issue 3: Mode conversion in interface filters

Outline

- The purpose of an interface filter
- Typical circuits
- Model equivalent circuit for conducted immunity
- The problem of CM to DM conversion
- Some results and inferences


29

The purpose of an interface filter




30

Typical filter circuit



The equivalent circuit model



Testing to IEC 61000-4-6

Conversion from CM to DM

- If all the components (R, C and L) in the two halves of the differential circuit are exactly balanced, there is no CM-to-DM conversion:

$$|V_{DM}|/|V_{CM}| = 0$$

- but if there is any imbalance in any component in the two halves of the circuit, some differential mode voltage results:

$$|V_{DM}|/|V_{CM}| > 0$$

- the most likely source of imbalance is in the capacitor values, which can easily be $\pm 20\%$


33

Modelling

- The following graphs show model results for the previous equivalent circuit:
 - transfer function versus frequency, 100kHz – 100MHz
 - for differential mode (V_{DM}/V_{IN})
 - and common mode (V_{CM}/V_{IN}) (first slide only)
- for different conditions of balance and unbalance in various components in the equivalent circuit


34

Model results: initial assumptions




35

Model results: capacitive unbalance




36

Model results: real life



37

Model results: mitigation



38

Conclusions

- Modelling shows that you have to be careful about imbalance in differential interface circuits, especially related to capacitor value tolerances
- Common mode attenuation is easily achievable but common to differential mode conversion may be significant
- Modelling the circuit to adjust the values is easy:

YOU CAN DO THIS AT HOME, KIDS!

39

NEEDS 2006 workshop

End

Thanks for your attention!

Consultancy and training in electromagnetic compatibility

e-mail timw@elmac.co.uk web www.elmac.co.uk phone +44 (0)1929 558279

40