

SBVS083D - JANUARY 2007-REVISED SEPTEMBER 2012

## 150mA, Low-Dropout Regulator, Ultralow-Power, I<sub>Q</sub> 500nA with Pin-Selectable, Dual-Level Output Voltage

Check for Samples: TPS780 Series

#### **FEATURES**

- Low I<sub>Q</sub>: 500nA
- 150mA, Low-Dropout Regulator with Pin-Selectable Dual Voltage Level Output
- Low Dropout: 200mV at 150mA
- 3% Accuracy Over Load/Line/Temperature
- Available in Dual-Level, Fixed Output Voltages from 1.5V to 4.2V Using Innovative Factory EPROM Programming
- Available in an Adjustable Version from 1.22V to 5.25V or a Dual-Level Output Version
- V<sub>SET</sub> Pin Toggles Output Voltage Between Two Factory-Programmed Voltage Levels
- Stable with a 1.0µF Ceramic Capacitor
- Thermal Shutdown and Overcurrent Protection
- CMOS Logic Level-Compatible Enable Pin
- Available in DDC (TSOT23-5) or DRV (2mm x 2mm SON-6) Package Options

#### **APPLICATIONS**

- TI MSP430 Attach Applications
- Power Rails with Programming Mode
- Dual Voltage Levels for Power-Saving Mode
- Wireless Handsets, Smartphones, PDAs, MP3
   Players, and Other Battery-Operated Handheld
   Products


#### DESCRIPTION


The TPS780 family of low-dropout (LDO) regulators offer the benefits of ultralow power ( $I_Q = 500 nA$ ), miniaturized packaging (2×2 SON-6), and selectable dual-level output voltage levels. An adjustable version is also available, but does not have the capability to shift voltage levels.

The  $V_{SET}$  pin allows the end user to switch between two voltage levels *on-the-fly* through a microprocessor-compatible input. This LDO is designed specifically for battery-powered applications where dual-level voltages are needed. With ultralow  $I_Q$  (500nA), microprocessors, memory cards, and smoke detectors are ideal applications for this device.

The ultralow-power and selectable dual-level output voltages allow designers to customize power consumption for specific applications. Designers can now shift to a lower voltage level in a battery-powered design when the microprocessor is in sleep mode, further reducing overall system power consumption. The two voltage levels are preset at the factory through a unique architecture using an EPROM. The EPROM technique allows for numerous output voltage options between V<sub>SET</sub> low (1.5V to 4.2V) and V<sub>SET</sub> high (2.0V to 3.0V) in the fixed output version only. Consult with your local factory representative for exact voltage options and ordering information; minimum order quantities may apply.

The TPS780 series are designed to be compatible with the TI MSP430 and other similar products. The enable pin is compatible with standard CMOS logic. This LDO is stable with any output capacitor greater than 1.0µF. Therefore, implementations of this device require minimal board space because of miniaturized packaging and a potentially small output capacitor. The TPS780 series  $I_{\rm Q}$  (500nA) also come with thermal shutdown and current limit to protect the device during fault conditions. All packages have an operating temperature range of  $T_{\rm J}=-40^{\circ}{\rm C}$  to +125°C. For more cost-sensitive applications requiring a dual-level voltage option and only *on par*  $I_{\rm Q}$ , consider the TPS781 series, with an  $I_{\rm Q}$  of 1.0µA and dynamic voltage scaling.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



SBVS083D - JANUARY 2007 - REVISED SEPTEMBER 2012

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### Table 1. ORDERING INFORMATION<sup>(1)</sup> (2)

PRODUCT	V <sub>OUT</sub>
	<b>VVV</b> is the nominal output voltage for $V_{OUT(HIGH)}$ and corresponds to $V_{SET}$ pin low. <b>XXX</b> is the nominal output voltage for $V_{OUT(LOW)}$ and corresponds to $V_{SET}$ pin high. <b>YYY</b> is the package designator. <b>Z</b> is the tape and reel quantity (R = 3000, T = 250). Adjustable version <sup>(3)</sup> (4)

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Additional output voltage combinations are available on a quick-turn basis using innovative, factory EPROM programming. Minimumorder quantities apply; contact your sales representative for details and availability.
- (3) To order the adjustable version, use TPS78001YYYZ.
- (4) The device is either fixed voltage, dual-level V<sub>OUT</sub>, or adjustable voltage only. Device design does not permit a fixed and adjustable output simultaneously.

#### **ABSOLUTE MAXIMUM RATINGS**(1)

At  $T_1 = -40$ °C to +125°C, unless otherwise noted. All voltages are with respect to GND.

PARAMETER		TPS780 Series	UNIT		
Input voltage ran	ge, V <sub>IN</sub>	-0.3 to +6.0	V		
Enable and V <sub>SET</sub>	voltage range, V <sub>EN</sub> and V <sub>VSET</sub>	-0.3 to V <sub>IN</sub> + 0.3 <sup>(2)</sup>	V		
Output voltage ra	ange, V <sub>OUT</sub>	$-0.3$ to $V_{IN} + 0.3V$	V		
Maximum output current, I <sub>OUT</sub>		Internally limited	Internally limited		
Output short-circuit duration		Indefinite	Indefinite		
Total continuous	power dissipation, P <sub>DISS</sub>	See the Dissipation Ratir	See the Dissipation Ratings table		
CCD rating	Human body model (HBM)	2	kV		
ESD rating	Charged device model (CDM)	500	V		
Operating junction temperature range, T <sub>J</sub>		-40 to +125	°C		
Storage tempera	ture range, T <sub>STG</sub>	-55 to +150	°C		

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

#### **DISSIPATION RATINGS**

BOARD	PACKAGE	R <sub>eJC</sub>	R <sub>0JA</sub>	DERATING FACTOR ABOVE T <sub>A</sub> = +25°C	T <sub>A</sub> < +25°C	T <sub>A</sub> = +70°C	T <sub>A</sub> = +85°C
High-K <sup>(1)</sup>	DRV	20°C/W	65°C/W	15.4mW/°C	1540mW	845mW	615mW
High-K <sup>(1)</sup>	DDC	90°C/W	200°C/W	5.0mW/°C	500mW	275mW	200mW

(1) The JEDEC high-K (2s2p) board used to derive this data was a 3-inch x 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

<sup>(2)</sup>  $V_{EN}$  and  $V_{VSET}$  absolute maximum rating are  $V_{IN}$  + 0.3V or +6.0V, whichever is less.

SBVS083D - JANUARY 2007-REVISED SEPTEMBER 2012

#### **ELECTRICAL CHARACTERISTICS**

Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to +125°C),  $V_{IN} = V_{OUT(NOM)} + 0.5V$  or 2.2V, whichever is greater;  $I_{OUT} = 100\mu\text{A}$ ,  $V_{VSET} = V_{EN} = V_{IN}$ ,  $C_{OUT} = 1.0\mu\text{F}$ , fixed or adjustable, unless otherwise noted. Typical values at  $T_J = +25^{\circ}\text{C}$ .


					TPS	780 Serie	s		
	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IN</sub>	Input voltage range				2.2		5.5	V	
		Nominal	$T_J = +25^{\circ}C$ , $V_{SET} = hi$	gh/low	-2	±1	+2	%	
V <sub>OUT</sub> <sup>(1)</sup>	DC output accuracy	Over V <sub>IN</sub> , I <sub>OUT</sub> , temperature	$V_{OUT} + 0.5V \le V_{IN} \le 5$ $0mA \le I_{OUT} \le 150mA$ ,		-3.0	±2.0	+3.0	%	
$V_{FB}$	Internal reference <sup>(2)</sup> (adjustable version or	nly)	$T_J = +25^{\circ}C, V_{IN} = 4.0$	V, I <sub>OUT</sub> = 75mA		1.216		V	
V <sub>OUT_RANGE</sub>	Output voltage range (adjustable version or	(3) (4) 1y)	V <sub>IN</sub> = 5.5V, I <sub>OUT</sub> = 100	DμA <sup>(2)</sup>	$V_{FB}$	5.25		V	
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation		$V_{OUT(NOM)} + 0.5V \le V$	$I_{IN} \le 5.5 \text{V}, I_{OUT} = 5 \text{mA}$	-1		+1	%	
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regulation		$0mA \le I_{OUT} \le 150mA$		-2		+2	%	
V <sub>DO</sub>	Dropout voltage (5)		V <sub>IN</sub> = 95% V <sub>OUT(NOM)</sub>	, I <sub>OUT</sub> = 150mA			250	mV	
V <sub>N</sub>	Output noise voltage		BW = 100Hz to 100kl V <sub>OUT</sub> = 1.2V, I <sub>OUT</sub> = 1			86		$\mu V_{RMS}$	
$V_{\text{HI}}$	V <sub>SET</sub> high (output V <sub>OI</sub> selected), or EN high	JT(LOW) (enabled)			1.2		$V_{\text{IN}}$	V	
$V_{LO}$	V <sub>SET</sub> low (output V <sub>OU</sub> selected), or EN low	т(HIGH) (disabled)			0		0.4	V	
I <sub>CL</sub>	Output current limit		$V_{OUT} = 0.90 \times V_{OUT(NOM)}$		150	230	400	mA	
0	Constant with a summant		$I_{OUT} = 0mA^{(6)}$			420	800	nA	
$I_{GND}$	Ground pin current		$I_{OUT} = 150 \text{mA}$			5		μΑ	
I <sub>SHDN</sub>	Shutdown current (I <sub>G</sub>	<sub>ND</sub> )	$V_{EN} \le 0.4V, 2.2V \le V_{IN} < 5.5V,$ $T_{J} = -40^{\circ}C \text{ to } +100^{\circ}C$			18	130	nA	
I <sub>VSET</sub>	V <sub>SET</sub> pin current		$V_{EN} = V_{VSET} = 5.5V$				70	nA	
I <sub>EN</sub>	EN pin current		$V_{EN} = V_{VSET} = 5.5V$				40	nA	
I <sub>FB</sub>	FB pin current <sup>(7)</sup> (adjustable version or	nly)	V <sub>IN</sub> = 5.5V, V <sub>OUT</sub> = 1.	2V, I <sub>OUT</sub> = 100μA			10	nA	
			$V_{IN} = 4.3V$ ,	f = 10Hz		40		dB	
PSRR	Power-supply rejection	n ratio	$V_{OUT} = 3.3V$ ,	f = 100Hz		20		dB	
			$I_{OUT} = 150mA$	f = 1kHz		15		dB	
$t_{TR(H \rightarrow L)}$	V <sub>OUT</sub> transition time ( V <sub>OUT</sub> = 97% × V <sub>OUT(F</sub>	high-to-low)	$V_{OUT\_LOW} = 2.2V, V_{OI}$ $I_{OUT} = 10$ mA	UT(HIGH) = 3.3V,		800		μs	
$t_{TR(L \rightarrow H)}$	V <sub>OUT</sub> transition time ( V <sub>OUT</sub> = 97% × V <sub>OUT(L</sub>		$V_{OUT\_HIGH} = 3.3V, V_{O}$ $I_{OUT} = 10mA$	<sub>UT(LOW)</sub> = 2.2V,		800		μs	
t <sub>STR</sub>	Startup time <sup>(8)</sup>		C <sub>OUT</sub> = 1.0μF, V <sub>OUT</sub> = V <sub>OUT</sub> = 90% V <sub>OUT(NOI</sub>	= 10 <sup>%</sup> V <sub>OUT(NOM)</sub> to		500		μs	
t <sub>SHDN</sub>	Shutdown time <sup>(9)</sup>		$I_{OUT}$ = 150mA, $C_{OUT}$ = 1.0 $\mu$ F, $V_{OUT}$ = 2.8V, $V_{OUT}$ = 90% $V_{OUT(NOM)}$ to $V_{OUT}$ = 10% $V_{OUT(NOM)}$			500 <sup>(10)</sup>		μs	
т.	Thormal shutdows to	mporaturo	Shutdown, temperatu	re increasing		+160		°C	
T <sub>SD</sub>	Thermal shutdown te	mperature	Reset, temperature de	ecreasing		+140		°C	
$T_J$	Operating junction ter	mperature			-40		+125	°C	

- (1) The output voltage for  $V_{SET} = low/high$  is programmed at the factory.
- Adjustable version only.
- No V<sub>SET</sub> pin on the adjustable version.
- No dynamic voltage scaling on the adjustable version.  $V_{DO}$  is not measured for devices with  $V_{OUT(NOM)}$  < 2.3V because minimum  $V_{IN}$  = 2.2V.
- $I_{GND}$  = 800nA (max) up to +100°C. The TPS78001 FB pin is tied to  $V_{OUT}$ . Adjustable version only. Time from  $V_{EN}$  = 1.2V to  $V_{OUT}$  = 90% ( $V_{OUT(NOM)}$ ). Time from  $V_{EN}$  = 0.4V to  $V_{OUT}$  = 10% ( $V_{OUT(NOM)}$ ). (7)

- (10) See Shutdown in the Application Information section for more details.



#### **FUNCTIONAL BLOCK DIAGRAM**



(1) Feedback pin (FB) for adjustable versions;  $V_{\text{SET}}$  for fixed voltage versions.

#### **PIN CONFIGURATIONS**



(2) It is recommended that the SON package thermal pad be connected to ground.

#### **Table 2. TERMINAL FUNCTIONS**

	TERMINAL		
NAME	DRV	DDC	DESCRIPTION
OUT	1	5	Regulated output voltage pin. A small (1µF) ceramic capacitor is needed from this pin to ground to assure stability. See the <i>Input and Output Capacitor Requirements</i> in the Application Information section for more details.
N/C	2	_	Not connected.
V <sub>SET</sub> /FB	3	4	Feedback pin (FB) for adjustable versions; $V_{SET}$ for fixed voltage versions. Driving the select pin ( $V_{SET}$ ) below 0.4V selects preset output voltage high. Driving the $V_{SET}$ pin over 1.2V selects preset output voltage low.
EN	4	3	Driving the enable pin (EN) over 1.2V turns on the regulator. Driving this pin below 0.4V puts the regulator into shutdown mode, reducing operating current to 18nA typical.
GND	5	2	Ground pin.
IN	6	1	Input pin. A small capacitor is needed from this pin to ground to assure stability. Typical input capacitor = $1.0\mu$ F. Both input and output capacitor grounds should be tied back to the IC ground with no significant impedance between them.
Thermal pad	Thermal pad	_	It is recommended that the SON package thermal pad be connected to ground.

Instruments

#### TYPICAL CHARACTERISTICS

Over the operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;  $I_{OUT} = 100\mu A$ ,  $V_{EN} = V_{VSET} = V_{IN}$ ,  $C_{OUT} = 1\mu F$ , and  $C_{IN} = 1\mu F$ , unless otherwise noted.




Figure 1.





Figure 2.






Figure 3.





Figure 4.






LOAD REGULATION  $V_{OUT} = 3.3V$ TPS78001 1.5 1.0  $T_J = +125^{\circ}C$ 0.5 V<sub>OUT</sub> (%)  $T_J = +25^{\circ}C$ 0 -0.5  $T_J = +85^{\circ}C$  $T_1 = -40^{\circ}C$ -1.0 0 75 150 25 50 100 125 I<sub>OUT</sub> (mA)

Submit Documentation Feedback

Figure 6.





#### TYPICAL CHARACTERISTICS (continued)

Over the operating temperature range of  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;  $I_{OUT}$  = 100 $\mu$ A,  $V_{EN}$  =  $V_{VSET}$  =  $V_{IN}$ ,  $C_{OUT}$  = 1 $\mu$ F, and  $C_{IN}$  = 1 $\mu$ F, unless otherwise noted.




Figure 7.






Figure 8.





150

**DROPOUT VOLTAGE** vs OUTPUT CURRENT  $V_{VSET} = 0.4V$ ,  $V_{OUT} = 3.3V$  (typ),  $V_{IN} = 0.95 \times V_{OUT}$  (typ) TPS780330220




Figure 10.

SBVS083D - JANUARY 2007-REVISED SEPTEMBER 2012

**DROPOUT VOLTAGE** 

#### **TYPICAL CHARACTERISTICS (continued)**

Over the operating temperature range of  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;




Figure 11.




Figure 12.

#### **GROUND PIN CURRENT**

vs INPUT VOLTAGE I<sub>OUT</sub> = 50mA, V<sub>OUT</sub> = 1.22V TPS78001




Figure 13.

## GROUND PIN CURRENT vs INPUT VOLTAGE OUT = 150mA, VOLT = 1.22V

Interest of Vocation Interest of Interest of




Figure 14.



#### TYPICAL CHARACTERISTICS (continued)

Over the operating temperature range of  $T_J = -40$ °C to +125°C,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;

 $I_{OUT}$  = 100µA,  $V_{EN}$  =  $V_{VSET}$  =  $V_{IN},$   $C_{OUT}$  = 1µF, and  $C_{IN}$  = 1µF, unless otherwise noted. GROUND PIN CURRENT





Figure 15.



**GROUND PIN CURRENT** 

Figure 16.

#### **GROUND PIN CURRENT**




Figure 17.

### GROUND PIN CURRENT

 $\begin{tabular}{l} vs \\ INPUT VOLTAGE \\ I_{OUT} = 150 mA, \ V_{VSET} = 1.2 V, \ V_{OUT} = 2.2 V \\ TPS780330220 \end{tabular}$ 




Figure 18.

SBVS083D - JANUARY 2007-REVISED SEPTEMBER 2012

**GROUND PIN CURRENT** 

#### **TYPICAL CHARACTERISTICS (continued)**

Over the operating temperature range of  $T_J = -40$ °C to +125°C,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;

 $I_{OUT}$  = 100µA,  $V_{EN}$  =  $V_{VSET}$  =  $V_{IN},$   $C_{OUT}$  = 1µF, and  $C_{IN}$  = 1µF, unless otherwise noted. GROUND PIN CURRENT




Figure 19.




Figure 20.

### GROUND PIN CURRENT

## INPUT VOLTAGE $I_{OUT} = 50$ mA, $V_{VSET} = 0.4$ V, $V_{OUT} = 3.3$ V TPS780330220




Figure 21.

#### **GROUND PIN CURRENT**

#### INPUT VOLTAGE I<sub>OUT</sub> = 150mA, V<sub>VSET</sub> = 0.4V, V<sub>OUT</sub> = 3.3V TPS780330220




Figure 22.

60

50

40

30

20

10

0

2.2

2.7

3.2

I<sub>GND</sub> (nA)

5.7



#### TYPICAL CHARACTERISTICS (continued)

Over the operating temperature range of  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;

 $I_{OUT}$  = 100µA,  $V_{EN}$  =  $V_{VSET}$  =  $V_{IN},$   $C_{OUT}$  = 1µF, and  $C_{IN}$  = 1µF, unless otherwise noted. GROUND PIN CURRENT




Figure 23.




Figure 24.



I<sub>OUT</sub> = 0mA, V<sub>VSET</sub> = 0.4V TPS78001

 $T_J = +25^{\circ}C$ 

 $T_J = -40^{\circ}C$ 

5.2

V<sub>IN</sub> (V) **Figure 25.** 

4.2




Figure 26.

SBVS083D - JANUARY 2007-REVISED SEPTEMBER 2012

#### **TYPICAL CHARACTERISTICS (continued)**

Over the operating temperature range of  $T_J = -40$ °C to +125°C,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;

 $I_{OUT}$  = 100µA,  $V_{EN}$  =  $V_{VSET}$  =  $V_{IN},$   $C_{OUT}$  = 1µF, and  $C_{IN}$  = 1µF, unless otherwise noted.




Figure 27.





Figure 28.



TEMPERATURE I<sub>OUT</sub> = 0mA, V<sub>OUT</sub> = 1.22V TPS78001





Figure 29.







Figure 30.





#### TYPICAL CHARACTERISTICS (continued)

Over the operating temperature range of  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;

 $I_{OUT}$  = 100µA,  $V_{EN}$  =  $V_{VSET}$  =  $V_{IN},$   $C_{OUT}$  = 1µF, and  $C_{IN}$  = 1µF, unless otherwise noted. **V**<sub>SET</sub> **PIN CURRENT** 





Figure 31.



**ENABLE PIN CURRENT** 

Figure 32.

#### **ENABLE PIN CURRENT**

INPUT VOLTAGE  $I_{OUT} = 100\mu A, V_{VSET} = 1.2V, V_{OUT} = 2.2V$  TPS780330220




Figure 33.

#### ENABLE PIN CURRENT

 $V_{\text{NPUT}}$  INPUT VOLTAGE  $I_{\text{OUT}} = 100 \mu A, V_{\text{VSET}} = 0.4 V, V_{\text{OUT}} = 3.3 V$  TPS780330220




Figure 34.

SBVS083D - JANUARY 2007-REVISED SEPTEMBER 2012

#### TYPICAL CHARACTERISTICS (continued)

Over the operating temperature range of  $T_J = -40$ °C to +125°C,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;

 $I_{OUT}$  = 100 $\mu$ A,  $V_{EN}$  =  $V_{VSET}$  =  $V_{IN}$ ,  $C_{OUT}$  = 1 $\mu$ F, and  $C_{IN}$  = 1 $\mu$ F, unless otherwise noted. **ENABLE PIN HYSTERESIS** 




Figure 35.




Figure 37.




Figure 36.





Figure 38.





#### TYPICAL CHARACTERISTICS (continued)

Over the operating temperature range of  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;

 $I_{OUT} = 100 \mu A, \ V_{EN} = V_{VSET} = V_{IN}, \ C_{OUT} = 1 \mu F, \ and \ C_{IN} = 1 \mu F, \ unless \ otherwise \ noted.$ 





Figure 39.






Figure 40.

#### RIPPLE REJECTION

## $\label{eq:VS} \begin{array}{c} \text{VS} \\ \text{FREQUENCY} \\ \text{V}_{\text{IN}} = 2.7\text{V}, \, \text{V}_{\text{OUT}} = 1.2\text{V}, \, \text{C}_{\text{OUT}} = 2.2\mu\text{F} \\ \text{TPS78001} \end{array}$




Figure 41.

## INPUT VOLTAGE RAMP vs OUTPUT VOLTAGE




Figure 42.

SBVS083D - JANUARY 2007-REVISED SEPTEMBER 2012

#### **TYPICAL CHARACTERISTICS (continued)**

Over the operating temperature range of  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;




Figure 43.





Figure 44.



Time (200μs/div) Figure 45.




Figure 46.




Figure 47.




Figure 48.



#### TYPICAL CHARACTERISTICS (continued)

Over the operating temperature range of  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = V_{OUT(TYP)} + 0.5V$  or 2.2V, whichever is greater;

 $I_{OUT}$  = 100µA,  $V_{EN}$  =  $V_{VSET}$  =  $V_{IN},$   $C_{OUT}$  = 1µF, and  $C_{IN}$  = 1µF, unless otherwise noted. **ENABLE PIN** 

# VS OUTPUT VOLTAGE RESPONSE AND OUTPUT CURRENT TPS780330220






Figure 49.



Time (1ms/div)

Figure 50.




V<sub>OUT</sub> Transitioning from 2.2V to 3.3V

I<sub>OUT</sub> = 150mA

Time (500µs/div)

Figure 51.



Time (500µs/div)

Figure 52.




Figure 53.

SBVS083D - JANUARY 2007-REVISED SEPTEMBER 2012

#### **APPLICATION INFORMATION**

#### **APPLICATION EXAMPLES**

The TPS780 series of LDOs typically take less than 800µs to transition from a lower voltage of 2.2V to a higher voltage of 3.3V under an output load of 150mA; see Figure 51. Additionally, the TPS780 series contain active pull-down circuitry that automatically pulls charge out of the voltage capacitor to transition the output voltage from the higher voltage to the lower voltage, even with no load connected. Output voltage overshoots undershoots are minimal under this load condition. The TPS780 series typically take less than 800µs to transition from  $V_{SET}$  low (3.3V to 2.2V), or  $V_{SET}$  high (2.2V to 3.3V); see Figure 51 and Figure 52. Both output states of the TPS780 series are factoryprogrammable between 1.5V to 4.2V. Note that during startup or steady-state conditions, it is important that the EN pin and V<sub>SET</sub> pin voltages never exceed  $V_{IN} + 0.3V$ .




Figure 54. Typical Application Circuit

The TPS780 is also used effectively in dynamic voltage scaling (DVS) applications. DVS applications are required to dynamically switch between a high operational voltage to a low standby voltage in order to reduce power consumption. Modern multimillion gate microprocessors fabricated with the latest submicron processes save power by transitioning to a lower voltage to reduce leakage currents while maintaining content. This architecture enables the microprocessor to transition quickly into an operational state (wake up) without requiring a reload of the states from external memory, or a reboot.

#### Programming the TPS78001 Adjustable LDO

#### Regulator

The output voltage of the TPS78001 adjustable regulator is programmed using an external resistor divider as shown in Figure 55. The output voltage operating range is 1.2V to 5.1V, and is calculated using Equation 1:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_1}{R_2}\right) \tag{1}$$

Where:

 $V_{FB} = 1.216V$  typ (the internal reference voltage)

Resistors  $R_1$  and  $R_2$  should be chosen for approximately 1.2  $\mu A$  divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided because leakage current into/out of FB across  $R_1/R_2$  creates an offset voltage that artificially increases/decreases the feedback voltage and thus erroneously decreases/increases  $V_{OUT}.$  Table 3 lists several common output voltages and resistor values. The recommended design procedure is to choose  $R_2$  =  $1 M\Omega$  to set the divider current at  $1.2 \mu A$ , and then calculate  $R_1$  using Equation 2:

$$R_1 = \left(\frac{V_{OUT}}{V_{FB}} - 1\right) \times R_2 \tag{2}$$




Figure 55. TPS78001 Adjustable LDO Regulator Programming

**Table 3. Output Voltage Programming Guide** 

OUTPUT VOLTAGE	R <sub>1</sub>	R <sub>2</sub>
1.8V	0.499ΜΩ	1ΜΩ
2.8V	1.33ΜΩ	1ΜΩ
5.0V	3.16ΜΩ	1ΜΩ

SBVS083D - JANUARY 2007-REVISED SEPTEMBER 2012

www.ti.com

#### **Powering the MSP430 Microcontroller**

Several versions of the TPS780 are ideal for powering the MSP430 microcontroller. Table 4 shows potential applications of some voltage versions.

**Table 4. Typical MSP430 Applications** 

DEVICE	V <sub>OUT(HIGH)</sub> (TYP)	V <sub>OUT(LOW)</sub> (TYP)	APPLICATION
TPS780360200	3.6V	2.0V	V <sub>OUT, MIN</sub> > 1.800V required by many MSP430s. Allows lowest power consumption operation.
TPS780360220	3.6V	2.2V	V <sub>OUT, MIN</sub> > 2.200V required by some MSP430s FLASH operation.
TPS780360300	3.6V	3.0V	V <sub>OUT, MIN</sub> > 2.700V required by some MSP430s FLASH operation.
TPS780360220	3.6V	2.2V	V <sub>OUT, MIN</sub> < 3.600V required by some MSP430s. Allows highest speed operation.

The TPS780 family offers many output voltage versions to allow designers to optimize the supply voltage for the processing speed required of the MSP430. This flexible architecture minimizes the supply current consumed by the particular MSP430 application. The MSP430 total system power can be reduced by substituting the 500nA  $I_{\rm Q}$  TPS780 series LDO in place of an existing ultra-low  $I_{\rm Q}$  LDO (typical best case = 1µA). Additionally, DVS allows for increasing the clock speed in active mode (MSP430  $V_{\rm CC}$  = 3.6V). The 3.6V  $V_{\rm CC}$  reduces the MSP430 time in active mode. In low-power mode, MSP430 system power can be further reduced by lowering the MSP430  $V_{\rm CC}$  to 2.2V in sleep mode.

Key features of the TPS780 series are an ultralow quiescent current (500nA), DVS, and miniaturized packaging. The TPS780 family are available in SON-6 and TSOT-23 packages. Figure 56 shows a typical MSP430 circuit powered by an LDO without DVS. Figure 57 is an MSP430 circuit using a TPS780 LDO that incorporates an integrated DVS, thus simplifying the circuit design. In a circuit without DVS, as Figure 56 illustrates,  $V_{\rm CC}$  is always at 3.0V. When the MSP430 goes into sleep mode,  $V_{\rm CC}$  remains at 3.0V; if DVS is applied,  $V_{\rm CC}$  could be reduced in sleep mode. In Figure 57, the TPS780 LDO with integrated DVS maintains 3.6V  $V_{\rm CC}$  until a logic high signal from the MSP430 forces  $V_{\rm OUT}$  to level shift  $V_{\rm OUT}$  from 3.6V down to 2.2V, thus reducing power in sleep mode.




Figure 56. Typical LDO without DVS




Figure 57. TPS780 with Integrated DVS

The other benefit of DVS is that it allows a higher  $V_{\rm CC}$  voltage on the MSP430, increasing the clock speed and reducing the active mode dwell time.

SBVS083D - JANUARY 2007-REVISED SEPTEMBER 2012

The total system power savings is outlined in Table 5, Table 6, and Table 7. In Table 5, the MSP430 power savings are calculated for various MSP430 devices using a TPS780 series with integrated DVS versus a standard ultralow Io LDO without DVS. In Table 6, the TPS780 series quiescent power is calculated for a V<sub>IN</sub> of 4.2V, with the same  $V_{\text{IN}}$  used for the ultralow  $I_{\text{Q}}$ LDO. Quiescent power dissipation in an LDO is the V<sub>IN</sub> voltage times the ground current, because zero load is applied. After the dissipation power is calculated for the individual LDOs in Table 6, simple subtraction outputs the LDO power savings using the TPS780 series. Table 7 calculates the total system power savings using a TPS780 series LDO in place of an ultralow Io 1.2µA LDO in an MSP430F1121 application. There are many different versions of the MSP430. Actual power savings will vary depending on the selected device.

## INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a  $0.1\mu\text{F}$  to  $1.0\mu\text{F}$  low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value

capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located near the power source. If source impedance is not sufficiently low, a 0.1µF input capacitor may be necessary to ensure stability.

The TPS780 is designed to be stable with standard ceramic capacitors with values of  $1.0\mu F$  or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than  $1.0\Omega$ . With tolerance and dc bias effects, the minimum capacitance required to ensure stability is  $1\mu F$ .

## BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance (such as PSRR, output noise, and transient response), it is recommended that the printed circuit board (PCB) be designed with separate ground planes for  $V_{\rm IN}$  and  $V_{\rm OUT}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device. High ESR capacitors may degrade PSRR.

Table 5. DVS MSP430 Power Savings with the TPS780 Series on selected MSP430 Devices

DEVICE	LPM3 AT $V_{CC} = 3V$ , $I_{Q}$ ( $\mu$ A)	LPM3 AT V <sub>CC</sub> = 3.0V × I <sub>Q</sub> (μW)	LPM3 AT V <sub>CC</sub> = 2.2V, I <sub>Q</sub> (μA)	LPM3 AT V <sub>CC</sub> = 2.2V × I <sub>Q</sub> (μW)	μW SAVINGS USING ONLY DVS
MSP430F1121	1.6	4.8	0.7	1.5	3.3
MSP430F149	1.6	4.8	0.9	2.0	2.8
MSP430F2131	0.9	2.7	0.7	1.5	1.2
MSP430F249	1.0	3.0	0.9	2.0	1.0
MSP430F413	0.9	2.7	0.7	1.5	1.2
MSP430F449	1.6	4.8	1.1	2.4	2.4

Table 6. Typical Ultralow IQ LDO Quiescent Power Dissipation Versus the TPS780 Series

TYPICAL ULTRALOW IQ LDO AT +25°C AMBIENT		TPS780 SERIES TYPICAL I <sub>Q</sub> AT +25°C AMBIENT	TPS780 SERIES AT +25C AMBIENT, POWER DISSIPATION	MSP430 SYSTEM POWER SAVINGS USING THE TPS780 SERIES
I <sub>Q</sub> (μΑ)	$I_Q \times V_{IN} = 4.2V$ $(\mu W)$	TPS780 I <sub>Q</sub> (μΑ)	$I_Q \times V_{IN} = 4.2V$ $(\mu W)$	QUIESCENT POWER DISSIPATION SAVINGS (µW)
1.20	5.04	0.42	1.76	3.28

**Table 7. Total System Power Dissipation** 

	LDO DISSIPATION	MSP430 DISSIPATION	TOTAL SYSTEM POWER IN SLEEP MODE 3
Typical 1.2µA LDO, no DVS	5.04µW	4.8μW <sup>(1)</sup>	9.84µW
TPS780 Series with DVS	1.76µW	1.5μW <sup>(1)</sup>	3.26µW

<sup>(1)</sup> Value taken from Table 5 and relative to the MSP430F1121.

SBVS083D - JANUARY 2007-REVISED SEPTEMBER 2012

#### TEXAS INSTRUMENTS

#### INTERNAL CURRENT LIMIT

The TPS780 series are internally current-limited to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TPS780 series has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of rated output current may be appropriate.

#### **SHUTDOWN**

The enable pin (EN) is active high and is compatible with standard and low-voltage CMOS levels. When shutdown capability is not required, EN should be connected to the IN pin, as shown in Figure 58. Figure 59 shows both EN and  $V_{SET}$  connected to IN. The TPS780 series, with internal active output pull-down circuitry, discharges the output to within 5%  $V_{OUT}$  with a time (t) shown in Equation 3:

$$t = 3 \left[ \frac{10k\Omega \times R_L}{10k\Omega + R_L} \right] \times C_{OUT}$$
(3)

Where:

 $R_L$ = output load resistance  $C_{OUT}$  = output capacitance




Figure 58. Circuit Showing EN Tied High when Shutdown Capability is Not Required




Figure 59. Circuit to Tie Both EN and V<sub>SET</sub> High

#### **DROPOUT VOLTAGE**

The TPS780 series use a PMOS pass transistor to achieve low dropout. When  $(V_{IN}-V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is the linear region of operation and the input-to-output resistance is the  $R_{DS(ON)}$  of the PMOS pass element.  $V_{DO}$  approximately scales with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded as  $(V_{IN}-V_{OUT})$  approaches dropout. This effect is shown in the Typical Characteristics section. Refer to application report SLVA207, *Understanding LDO Dropout*, available for download from www.ti.com.

#### TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response. For more information, see Figure 48.

#### **ACTIVE VOUT PULL-DOWN**

In the TPS780 series, the active pull-down discharges  $V_{OUT}$  when the device is off. However, the input voltage must be greater than 2.2V for the active pull-down to work.

#### **MINIMUM LOAD**

The TPS780 series are stable with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS780 series employ an innovative, low-current circuit under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current. See Figure 47 for the load transient response.

SBVS083D - JANUARY 2007 - REVISED SEPTEMBER 2012

#### THERMAL INFORMATION

#### THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. Once the junction temperature cools to approximately +140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off again. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS780 series has been designed to protect against overload conditions. However, it is not intended to replace proper heatsinking. Continuously running the TPS780 series into thermal shutdown degrades device reliability.

#### POWER DISSIPATION

The ability to remove heat from the die is different for package type, presenting considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the Dissipation Ratings table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating lavers improves the heatsink effectiveness. Power dissipation depends on input voltage and load conditions. Power dissipation (PD) is equal to the product of the output current times the voltage drop across the output pass element (VIN to VOLIT), as shown in Equation 4:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

#### **PACKAGE MOUNTING**

Solder pad footprint recommendations for the TPS780 series are available from the Texas Instruments web site at www.ti.com through the TPS780 series product folders.



		SEPTEMBER	

#### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (May 2008) to Revision D			
•	Updated Figure 47 and Figure 48	•	15





10-Jun-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS78001DDCR	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CEA	Samples
TPS78001DDCRG4	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CEA	Samples
TPS78001DDCT	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CEA	Samples
TPS78001DDCTG4	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CEA	Samples
TPS78001DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEA	Samples
TPS78001DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEA	Samples
TPS78001DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEA	Samples
TPS78001DRVTG4	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEA	Samples
TPS780180300DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RAX	Samples
TPS780180300DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RAX	Samples
TPS780230300DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NXP	Samples
TPS780230300DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NXP	Samples
TPS780270200DDCR	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVN	Samples
TPS780270200DDCT	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVN	Samples
TPS780300250DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	OAI	Samples
TPS780300250DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	OAI	Samples
TPS780330220DDCR	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CEC	Samples



#### PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS780330220DDCT	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CEC	Samples
TPS780330220DDCTG4	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CEC	Samples
TPS780330220DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEC	Samples
TPS780330220DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEC	Samples
TPS780330220DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEC	Samples
TPS780330220DRVTG4	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEC	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



#### **PACKAGE OPTION ADDENDUM**

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 28-Feb-2014

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS78001DDCR	SOT	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78001DDCT	SOT	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78001DRVR	SON	DRV	6	3000	180.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS78001DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78001DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78001DRVT	SON	DRV	6	250	180.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS780180300DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS780180300DRVR	SON	DRV	6	3000	180.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS780180300DRVT	SON	DRV	6	250	180.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS780180300DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS780230300DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS780230300DRVR	SON	DRV	6	3000	180.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS780230300DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS780230300DRVT	SON	DRV	6	250	180.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS780270200DDCR	SOT	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS780270200DDCT	SOT	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS780300250DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS780300250DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 28-Feb-2014

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS780330220DDCR	SOT	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS780330220DDCT	SOT	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS780330220DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS780330220DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS78001DDCR	SOT	DDC	5	3000	195.0	200.0	45.0
TPS78001DDCT	SOT	DDC	5	250	195.0	200.0	45.0
TPS78001DRVR	SON	DRV	6	3000	205.0	200.0	33.0
TPS78001DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS78001DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS78001DRVT	SON	DRV	6	250	205.0	200.0	33.0
TPS780180300DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS780180300DRVR	SON	DRV	6	3000	205.0	200.0	33.0
TPS780180300DRVT	SON	DRV	6	250	205.0	200.0	33.0
TPS780180300DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS780230300DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS780230300DRVR	SON	DRV	6	3000	205.0	200.0	33.0
TPS780230300DRVT	SON	DRV	6	250	203.0	203.0	35.0



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 28-Feb-2014

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS780230300DRVT	SON	DRV	6	250	205.0	200.0	33.0
TPS780270200DDCR	SOT	DDC	5	3000	195.0	200.0	45.0
TPS780270200DDCT	SOT	DDC	5	250	195.0	200.0	45.0
TPS780300250DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS780300250DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS780330220DDCR	SOT	DDC	5	3000	195.0	200.0	45.0
TPS780330220DDCT	SOT	DDC	5	250	195.0	200.0	45.0
TPS780330220DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS780330220DRVT	SON	DRV	6	250	203.0	203.0	35.0

## DDC (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).



## DDC (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



## DRV (S-PWSON-N6)


### PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



## DRV (S-PWSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>