VIKEW. UUbbH. so that **780** RD. Read (output, active Low, 3-state). RD indicates that the ormally CPU wants to read data from memory or an I/O device. The these addressed I/O device or memory should use this signal to CPU tensive gate data onto the CPU data bus. operly RESET. Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the  $D_0-D_7$ PC and Registers I and R, and sets the interrupt status to or data Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a hat the either a minimum of three full clock cycles before the reset operation is complete. mask ed, the RFSH. Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's

VIKEW, UUDBH. so that **780** RD. Read (output, active Low, 3-state). RD indicates that the ormally CPU wants to read data from memory or an I/O device. The these addressed I/O device or memory should use this signal to CPU tensive gate data onto the CPU data bus. operly RESET. Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the  $D_0-D_7$ PC and Registers I and R, and sets the interrupt status to or data Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a hat the minimum of three full clock cycles before the reset operation either a is complete. mask ed, the RFSH. Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's