Avenue Général-Elsenhower - 31023 Toulouse CEDEX - FRANCE

HUWRahla UAA2022 180409

#### 16 SEGMENT LED DRIVER

The UAA2022 is a 16-bit serial data input to a 16-segment LED driver. Brightness control of common anode LED's from an external control voltage is possible. The UAA2022 is particularly suitable for Hi-Fi applications and is implemented in I<sup>2</sup>L linear technology.

- LED brightness control voltage
- Current source segment driver outputs
- No external resistors for segment currents
- Non-multiplexed, therefore no RFI
- Cascadable

## 16 SEGMENT LED DRIVER

SILICON MONOLITHIC INTEGRATED CIRCUIT



P SUFFIX
PLASTIC PACKAGE
CASE 724

# FIGURE 1 - BLOCK DIAGRAM AND PIN ASSIGNMENT







FIGURE 4 - TYPICAL APPLICATION



#### **OUTLINE DIMENSIONS**

P SUFFIX PLASTIC PACKAGE CASE 724





#### NOTE:

1 LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.0100 DIA AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION (DIM. "D").



DIM	MILLIMETERS		INCHES		
	MIN	MAX	MIN	MAX	
Ą	31.24	32.13	1.260	1.286	
8	6.10	6.60	0.240	0.260	
C	4.06	4.57	0.160	0.180	
D	0.38	0.51	0.015	0.020	
F	1.02	1.52	0.040	0.060	
G	2.54 BSC		0.100 BSC		
н	1.60	2.11	0.063	0.083	
J	0.18	0.30	0.007	0.012	
K	2.92	3.43	0.115	0.135	
L	7.35	7.87	0.290	0.310	
M	-	10°	-	10°	
N	0.51	1.02	0.020	0.040	

This information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein. No license is conveyed under patent rights in any form. When this document contains information on a new product, specifications herein are subject to change without notice.



# MOTOROLA Semiconductor Products Inc.

# ELECTRICAL CHARACTERISTICS ( $V_{CC}$ =5V, $T_A$ = 25 $^{\circ}$ C)

Characteristic	Pin	Symbol	Min	Ту	p Ma	x Un
Logic Input Levels, VDR, Clock, Data	19, 20, 2	+				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Low State	10,20,2	<sup>1</sup> VLOG				
High State			0.		0.8	V
Logic Input Currents			2		6	V
Low State		1roe	1			
High State					- 10	
Control Voltage Range 1)	16	V <sub>co</sub>	10	-	10	μА
Supply Voltage	17	V <sub>CC</sub>	4.5	<u> </u>	Vcc	
Control Current	16	<del> </del>	. 4.5		5.5	
Control Voltage, LED Test		¹co			1	mΑ
Low Level (no Logic Supply, all Buffers ON)	18	VLE				
High Level (normal Operation)			0 4.5V		0.5	V
Data Out (figure 2)		<del> </del>	<del> </del>	<u> </u>	Vcc	
Output Voltage, Logic "0" (1mA)						
Internal Pull-Up Resistor	V <sub>D</sub>				0.5	V
uffers		<del> </del>	<b>_</b>		15	kΩ
Mean Value of min. and max. Buffer Currents	1 to 6, 8 to 15,					
$(V_{CO} = V_{CC}, V_{LE} = 0)$	23, 24	BB	9	11	13	mA
Buffer Current Variation around IBB						
Saturation Voltage			-7%		+7%	
Output Impedance		v <sub>s</sub>		1.2	1.8	l v
Leakage Current (V <sub>BB</sub> = 5V)		rout		100		kΩ
		I <sub>BL</sub>			10	μА
pply Current LED-Test (V <sub>LE</sub> = 5V) pply Current	18	LE	3	4.3	6	<del> </del>
	17	1 <sub>CC</sub>	18		50	mA
wer Dissipation, all Buffers ON					50	mΑ
$V_{CO} = V_{LE} = V_{CC}$ at $V_{BB} = 2.9V$				650		m₩
bient Temperature		TA	0			
kage Thermal Resistance			-		70	°c
		R <sub>th</sub>		70		°c/w

All Voltages referenced to ground (Pin 7)

1) Brightness goes to zero at 2V



MAXIMUM RATINGS (TA = 25°C)

		Ą		
Rating	Pin	Symbol	Value	Unit
Logic Input Voltages	19, 20, 21	v <sub>rog</sub>	10	V
Control Voltage	16	v <sub>co</sub>	10	V
Supply Voltage	17	Уcc	10	V
Control Voltage	18	VLE	10	V
Data Out, max. Voltage (I <sub>D</sub> = 2mA)	22	v <sub>D</sub>	10	V
Buffers Output Voltage ( $V_{CC} = V_{CO} = 5.5V$ ) All Buffers ON	1 to 6 8 to 15 23, 24	v <sub>BB</sub>	6	\ \
Storage Temperature		T <sub>STG</sub>	-50 to +150	°C
Operating Ambient Temperature		TA	0 to 70	°c

All voltages referenced to ground (Pin 7)

# SWITCHING CHARACTERISTICS (T $_{A}$ =0 to 70°C, see figure 3 )

Characteristic	Symbol	Min	Max	Unit
Clock "High"-Time	<sup>†</sup> СН	3		μs
Clock "Low"-Time	¹CL	3		μς
Negative going VDR Edge to first Clock Edge	tLVC	10		μs
Last Clock Edge to positive going VDR Edge	*LCV	1		μs
Data Change to positive going Clock Edge	*LDC	1		μς
Positive going Clock Edge to Data Change	*LCD	3		μs
Rise Times of Digital Inputs VDR, Clock, Data	<sup>t</sup> RV <sup>, t</sup> RC <sup>, t</sup> RD		2	μs
Fall Times of Digital Inputs VDR, Clock, Data	t <sub>FV</sub> , t <sub>FC</sub> , t <sub>FD</sub>		2	μs





## CIRCUIT DESCRIPTION

The UAA2022 is intended to control common anode LED's and allows brightness variation from an external control voltage. Since it is not multiplexed it is particularly suited for hi-fi applications etc.

The circuit receives 16 bit serial data by means of the digital inputs VDR (chip select), Clock and Data (TTL-levels). The information is fed into a shift-register, and then is stored in latches which in turn control the output buffers. These output buffers (segment drivers) have current source characteristics (see figure 2a), thus no external resitors are needed to set up the segment currents (for 100 % luminosity).

Figure 3 shows the timing diagram of the circuit. On the negative going  $\overline{\mathsf{VDR}}$ -edge the latches are disconnected

from the shift register and new information is shifted in. On the positive VDR-edge the latches are reconnected, thus transferring new information to the outputs. (See figure 2a.)

The shift register also has a data output. (See figure 2b.) This allows the microprocessor to pass data through the UAA 2022, and thus drive further circuits from the same data and chip-select pins. The UAA 2022 shifts and outputs data on the positive going clock edge. Thus for reliable data transfer, it has to be the first circuit in the line, when connected in series with circuits which shift on the negative going clock edge. The circuit is cascadable and can be cascaded with the UAA2000 and UAA2001/2010.

## INPUT/OUTPUT FUNCTIONS

BUFFER OUTPUTS - (pins 1 to 6, 8 to 15, 23, 24)

hese outputs have current source characteristics to drive he LED segments without external resistances.

URRENT CONTROL - (pin 16)

erves to vary the output currents of the buffers. This in has to be connected to  $V_{CC}$  (pin 17) for maximum uninosity. The buffer currents decrease linearly with ne control voltage, going down to zero at about 2V.

ED - TEST - (pin 18)

his pin supplies the logic section of the circuit, when one ted to ground all output buffers are switched on.

LÖCK — (pin 19)

nis pin delivers the clock signal to the shift register,

which accepts shifts and outputs data on the positive going edge. It should be noted that within the  $\overline{VDR}$ -window, when  $\overline{VDR}$  is low, the clock has to be high at the beginning and the end of the clock pulse train.

**VDR** - (pin 20)

This pin is the chip select and is active when low.

**DATA** - (pin 21)

Data is entered into the device serially via this pin and passed directly into the shift register. In turn, this controls the latches and output buffers. (Logic "1" = Buffer ON)

DATA OUT - (pin 22)

Is the data output of the shift register. Allows cascading with circuits operating on the same VDR and clock signals.

