



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司
Toppoly Optoelectronics Corp.

TPG051 Ver 1.3

TPG051

RGB Driver/Timing Controller IC

For

LTPS TFT LCD

Product Design department

Toppoly Optoelectronics Corp.

表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



Index

Section	page
1. Description	3
2. Features	3
3. Block Diagram	4
4. Power on/off and mode change sequence	5
5. Relationship between input data and output voltage	7
6 DC Electrical Characteristics	9
7. AC Electrical Characteristics	10
8. Input timing 1-Serial RGBDummy or Serial-YUV 4:2:2 mod.....	11
9. Input timing 2-Through mode.....	13
10. Input timing 3-Timing Diagram.....	15
11. 3-Wires Serial control	16
12. Register description	17
13. LED voltage generate circuit	25

表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



TPG051

RGB Driver/Timing Controller IC for LTPS TFT LCD

<Description>

This is digital signal processing IC for low temperature poly-silicon TFT-LCD. Handles 8 bits of input data(256-level gray scale data) for each of the RGB or YUV colors and output analog RGB signals from internal Opamp.

This is green product and spec refers to Toppoly's Green Product Chemical Substance Specification Standard Hand Book.

<Features>

- * Handles digital signals of serial 8bit(RGB or YUV).
- * Installed timing controller to drive LCD panel.
- * Output analog RGB signals from internal Opamp.
- * Inputs: digital 8 bit serial [RGB or YUV-4:2:2] DCLK, synchronous pulse (HD, VD) serial-control signals.
- * Outputs: analog RGB, common data.
- * Supply voltage: VCC (digital): 3.0V.
- * Supports NTSC and PAL timings.
- * 24 channels source driver output with 8-bit DAC.
- * 3-wire register control for display and function selection.
- * Build-in contrast, brightness and gamma modulation.
- * Build-in DC/DC circuit, charge pump circuit, Vcom and pre-charge adjustment circuit.
- * Panel dot: 492x240, 558x240, 640x240, 720x240 and 960x240.
- * Support strip color filter 960x240(through mode, RGB dummy, YUV input).
- * COG package.

<Absolute Maximum Ratings>

Item	Symbol	Min.	Max.	Unit
Logic supply voltage	V _{CC}	-0.5	+5V	V
Storage temperature	T _{ST}	-50	+100	°C
Operating temperature	T _{OP}	-30	+85	°C

表單編號:


版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。


The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



<Block Diagram>




<Charge Pump Circuit>





<Power on/off and mode change sequence>

Power on (low power mode, global reset) to normal mode sequence



表單編號:


版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



Normal mode to power off (low power mode) sequence



表單編號:

版本:


本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.




<Relationship between input data and output voltage>

The figure below shows the relationship between the input data and output voltage, please refer to the following pages to get the relative resistor value and voltage calculation method.



Negative Polarity (Vcom = H)



Positive Polarity (Vcom = L)

表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



<DC Electrical Characteristics>

For the digital circuit

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	V_{CC}	2.7	3.0	3.6	V	Digital power
Low Level Input Voltage	V_{il}	GND	-	$0.3 \times V_{CC}$	V	Digital input pins
High Level Input Voltage	V_{ih}	$0.7 \times V_{CC}$	-	V_{CC}	V	Digital input pins
Input Leakage Current	I_i	-	-	± 1	μA	Digital input pins
Pull-high/low Impedance	R_{in}	150k	200k	250k	Ω	
Digital Stand-by Current	I_{st}	-	-	60	μA	DCLK is stopped, Outputs are High-Z Without pull high or low current
Digital Operating Current	I_{CC}	-	TBD	10	mA	DCLK=27MHz, V_{CC} =3.0V, PWM on load, RS[2:0]=HHL(960x240)

For the analog circuit

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Internal Supply Voltage	AV_{DD}	5.0	5.5	6.0	V	Power supply for the analog circuit
	GV_{DD}	4.5	5.0	5.5	V	Power supply for the gamma resistor
Voltage Deviation of Output	V_{CD}	-	± 15	± 20	V	$V_O = 0.5V \sim GV_{DD} - 0.5V$
Vcom offset	V_{CO}			± 5	μA	
Dynamic Range of Output	V_{DR}	0.1	-	$AV_{DD} - 0.1$	Ω	DOUT[24:1]
Low-Level Output Current of Vcom	I_{OLC}	-	20	-	μA	V_{COM} output =0.1V vs. 1.0V(External)
High-Level Output Current of Vcom	I_{OHC}	-	20	-	mA	V_{COM} output =4.1V vs. 3.2V(External)
Low-Level Output Current	I_{OL}	-	-1200	-		DOUT[24:1]; $V_O = 0.8V$ vs. 1.7V(External)
High-Level Output Current	I_{OH}	-	1200	-		DOUT[24:1]; $V_O = 3.8V$ vs. 2.9V(External)
Analog Standby Current	I_{st}	-	-	1		Shutdown mode. $V_{CC} = 3.0V$
Analog Operating Current	I_{DD}	-	-	4		$V_{CC} = 3.0V$, Line inversion, DOUT[24:1] no load, Vcom no load
PWM output voltage	V_{PWM}	0	-	V_{CC}		
Feed back voltage	V_{FB}	0.55	0.6	0.65		DC/DC operating
Base drive current	I_{PWMD}	-	-	1		V_{PWM} output =3.0V vs. 2.3V(External)
Base sink current	I_{PWMS}	-	-	1		V_{PWM} output =0V vs. 0.7V(External)

表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.




<AC Electrical Characteristics>

Output Voltage

Function pin	Symbol	Min.	Typ.	Max.	Unit	Conditions
CKH1, CKH2 CKV1, CKV2 STH, XSTH STV, XSTV ENB, XENB CSVO, CSHO PCG, XPCG	V _{OH}	V _{CC} -0.2	-	-	V	I _{OH} =4mA
	V _{OL}	-	-	0.2		I _{OL} =4mA
CP_CLK1, CP_CLK2, CP_CLK3, CP_CLK4	V _{OH}	A V _{DD} -0.2	-	-	V	I _{OH} =4mA
	V _{OL}	-	-	0.2		I _{OL} =4mA

<Global Reset>

Function pin	Symbol	Min.	Typ.	Max.	Unit	Condition
GRSTB	t _{RSTW}	10	--	--	ns	V _{CC} =3.0
	t _{RST}	7	--	--	Field	



表單編號:

版本:


本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



<Input timing 1>Serial RGBDummy or Serial-YUV 4:2:2 mode

--Horizontal--



Parameter	Symbol	Mode					Unit
		NTSC		PAL		QVGA	
DCLK Frequency	F_{DCLK}	27	24.54	27	24.38	25	MHz
Horizontal valid data	t_{hd}	1440	1280	1440	1280	1280	DCLK
1 Horizontal Line	t_h	1716	1560	1728	1560	1560	DCLK
Hsync Pulse Width	Min.	1					DCLK
	Typ.	1					
	Max.	-					
Hsync blanking	t_{hp}	240					DCLK
Hsync front porch	t_{hfp}	36	40	48	40	40	DCLK
Horizontal dummy time	640x240	4					DCLK
	960x240	0					

***This mode is only for 640x240 and 960x240.**

***YCbCr to RGB conversion:**

Format A

$$\begin{cases} R = Y + 1.402C_r \\ G = Y - 0.714C_r - 0.344C_b; [Y = 0 \sim 255, C_r \text{ \& } C_b = -128 \sim 127] \\ B = Y + 1.772C_b \end{cases}$$

Format B

$$\begin{cases} R = 1.16(Y - 16) + 1.60(C_r - 128) \\ G = 1.16(Y - 16) - 0.81(C_r - 128) - 0.39(C_b - 128); [Y = 16 \sim 235, C_r \text{ \& } C_b = 16 \sim 240] \\ B = 1.16(Y - 16) + 2.02(C_b - 128) \end{cases}$$

表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.




--Vertical--


Interlace

ODD Field: same phase VD and HD

EVEN Field: same phase VD and Half-HD



Non-interlace



Parameter	Symbol	Interlace		Non-interlace		Unit
		NTSC/QVGA	PAL	NTSC/QVGA	PAL	
Vertical valid data	t_{vd}	240	288	240	288	H
1 Vertical field	t_v	262.5	312.5	262	312	H
Vsync pulse width	Min.	1		1		DCLK
	Typ.	1		1		DCLK
	Max.	-		-		H
Vsync blanking	Odd field	t_{vbo}	21	21	24	H
	Even field	t_{vbe}	21.5			H
Vsync front porch	Odd field	t_{vfpo}	1.5	1	0	H
	Even field	t_{vfpe}	1			H
Vertical dummy time	t_{vdm}	0	0	0	0	H

表單編號:

版本:


本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.




<Input timing 2> Through mode

--Horizontal--



Parameter		Symbol	Panel Resolution					Unit
DCLK Frequency		F_{DCLK}	10.36	11.63	12.90	14.18	18.42	MHz
Horizontal valid data		t_{hd}	492	558	640	720	960	DCLK
1 Horizontal Line		t_h	659	739	820	901	1171	DCLK
Hsync Pulse Width	Min.	t_{hpw}	1					DCLK
	Typ.		1					
	Max.		-					
Hsync blanking		t_{hp}	102	113	117	122	152	DCLK
Hsync front porch		t_{hfp}	65	68	63	59	59	DCLK
Horizontal dummy time		t_{hdm}	6	9	4	0	0	DCLK



表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.




--Vertical--


Interlace

ODD Field: same phase VD and HD

EVEN Field: same phase VD and Half-HD



Non-interlace



Parameter		Symbol	Interlace	Non-interlace	Unit
Vertical valid data		t_{vd}	240	240	H
1 Vertical field		t_v	262.5	262	H
Vsync pulse width	Min.	t_{vpw}	1	1	DCLK
	Typ.		1	1	DCLK
	Max.		-	-	H
Vsync blanking	Odd field	t_{vbo}	14	14	H
	Even field	t_{vbe}	14.5	14	H
Vsync front porch	Odd field	t_{vfpo}	8.5	8	H
	Even field	t_{vfpe}	8	8	H
Vertical dummy time		t_{vdm}	0	0	H

表單編號:


版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



<Input timing 3>Timing Diagram




Item	symbol	min	typ	Max	Unit
DCLK duty ratio	Duty	40	-	60	%
Data setup time	t_{ds}	12	-	-	ns
Data hold time	t_{dh}	12	-	-	ns
Control signal setup time	t_{ss}	12	-	-	ns
Control signal hold time	t_{sh}	12	-	-	ns



<3-Wires Serial control>

3 wires Serial data transfer format



Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
SDA Setup Time	t_{s0}	SCEN to SCL	150			ns
	t_{s1}	SDA to SCL	150			ns
SDA Hold Time	t_{h0}	SCEN to SCL	150			ns
	t_{h1}	SDA to SCL	150			ns
Pulse Width	t_{w1L}	SCL pulse width	160			ns
	t_{w1H}	SCL pulse width	160			ns
	t_{w2}	SCEN pulse width	1.0			us
Clock duty			40		60	%

1. Only when SCL is input in 16-bit clock while LOAD is in the "Low" period, DATA is accepted at rise of LOAD.
2. If SCL is in 15-bit or 17-bit clock while SCEN is in the "Low" period, SDA is not accepted.

*) It is necessary DCLK input for SDA setting

3. Items are set at fall of the vertical sync.



<Register description>

Address	Default	Read/Write	Meaning
0x01	0x51	R	[7:4]: Chip ID [3:0]: Chip version
0x02	0x09	R/W	[1:0]: Input data format [2]: format standard [3]: Valid data for RGBDm or YUV mode [4]: Input clock latch data edge [5]: HD polarity [6]: VD polarity
0x03	0x30	R/W	[0]: Select of interlace mode [1]: Select of field mix [3:2]: YCbCr sequence [4]: YUV input transfer matrix [5]: UV offset for matrix A
0x04	0x0F	R/W	[0]: Power management [1]: CP_CLK output on/off [2]: PWM output on/off [3]: Pre-charge on/off [5:4]: Output driver capability
0x05	0x13	R/W	[0]: Horizontal reverse mode [1]: Vertical reverse mode [2]: Color filter selection for 960x240 [5:3]: Sample and hold phase
0x06	0x18	R/W	[5:0]: Horizontal start position for through mode
0x07	0x08	R/W	[3:0]: Vertical start position for through mode
0x08	0x00	R/W	[5:0]: ENB negative position
0x09	0x20	R/W	[5:0]: Gain of contrast
0x0A	0x20	R/W	[5:0]: R gain of sub-contrast
0x0B	0x20	R/W	[5:0]: B gain of sub-contrast
0x0C	0x10	R/W	[5:0]: Offset of brightness
0x10	0x3A	R/W	[5:0]: Vcom high level
0x11	0x3A	R/W	[5:0]: Vcom low level
0x12	0x1D	R/W	[5:0]: PCD high level
0x13	0x17	R/W	[5:0]: PCD low level
0x14	0x98	R/W	[3:0]: GAMAA0 of gamma Correction [7:4]: GAMA28 of gamma Correction
0x15	0x9A	R/W	[3:0]: GAMA60 of gamma Correction [7:4]: GAMA93 of gamma Correction

表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



0x16	0xA9	R/W	[3:0]: GAMA125 of gamma Correction [7:4]: GAMA157 of gamma Correction
0x17	0x99	R/W	[3:0]: GAMA190 of gamma Correction [7:4]: GAMA222 of gamma Correction
0x18	0x08	R/W	[3:0]: GAMA255 of gamma Correction

<Input format standard>

R02[1:0]	0	1(Default)	2
Input Format	RGBDummy	YUV	Through mode

R02[2]	0(Default)	1
Format standard	NTSC/QVGA	PAL

R02[3]	0	1(Default)
Valid data for RGBDm or YUV	1280	1440

<Input data and clock>

R02[4]	0(Default)	1
Latch data edge	Positive Edge	Negative

R02[5]	0(Default)	1
HD Polarity	Low pulse	High pulse

R02[6]	0(Default)	1
VD Polarity	Low pulse	High pulse

R03[0]	0(Default)	1
Interlace Mode	Interlace	Non-interlace


R03[1]	0(Default)	1
Even Field Blanking	L2=L1	L2=L1-1

表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



R03[3:2]	0(Default)	1	2	3
YCbCr sequence	CbYCrY	YCrYCb	CrYCbY	YCbYCr

R03[4]	0	1(Default)
YUV transfer matrix	Format A	Format B

R03[5]	0	1(Default)
UV offset for Format A	Binary (0~255)	2's complement (-18~127)

<Power management>

R04[0]	0	1(Default)
Low power mode	Standby	Normal

Function pin	DOUT[24:1] PCD, VCOM, PWM	CP_CLK1, CP_CLK2, CP_CLK3, CP_CLK4,	XSTV, XSTH CKV, CKH ENB, XPCG	STV, STH XCKV, XCKH XENB, PCG
Standby	Low	Low	High	Low

R04[1]	0	1(Default)
CP_CLK	Disable	Enable

R04[2]	0	1(Default)
PWM	Disable	Enable

R04[3]	0	1(Default)
Pre-charge	Disable	Enable

表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。


The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.




R04[5:4]	0(Default)	1	2	3
Driver capability	50%	65%	80%	100%

<Direction Control>

R05[0]	0	1(Default)
Horizontal reverse	Reverse	Normal



R05[1]	0	1(Default)
Vertical reverse	Reverse	Normal



表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.




<Color filter selection for 960x240>

R05[2]	0(Default)	1
Color filter	Delta	Strip


<Output sample and hold phase>

R05[5:3]	0	1	2(Default)	3	4	5	6	7
Output phase	Normal	SH2	SH4	SH6	SH8	SH10	SH12	SH14



<Shift display area>

R06[5:0]	0x0	0x18(Default)	0x2D
STH phase	Advance 24 DCLK	Center	Delay 21 DCLK
Display position	Shift right 24 dot	Center	Shift left 21 dot



表單編號:


版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.




R07[3:0]	0x0	0x8(Default)	0xF
STV phase	Advance 8H	Center	Delay 7H
Display position	Shift down 8 Line	Center	Shift up 7 Line



<Gate non-overlap>

R08[5:0]	0x0(Default)	0x3F
ENB negative position	Origin	Shift right 63 DCLK



<Contrast and Brightness>

$$D_{\text{contrast}} = D_{\text{in}} * \text{Gain}, D_{\text{brightness}} = D_{\text{contrast}} + \text{Offset}$$

R09[5:0]	0x00	0x20(Default)	0x3F
Gain of Contrast	0.00000	1.00000	1.96875

R0A[5:0]	0x00	0x20(Default)	0x3F
R gain of Sub-contrast	0.00000	1.00000	1.96875

表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



R0B[5:0]	0x00	0x20(Default)	0x3F
B gain of Sub-contrast	0.00000	1.00000	1.96875

R0C[5:0]	0x00	0x10(Default)	0x3F
Offset of Brightness	-16	0	47

<Contrast and Brightness>

$$V_{comH} = 2.84 + 0.02 * R10, V_{comL} = 1.36 - 0.02 * R11$$

R10[5:0]	0x00	0x3A(Default)	0x3F
Vcom high level	2.84	4.00	4.10

R11[5:0]	0x00	0x3A(Default)	0x3F
Vcom low level	1.36	0.20	0.10

$$V_{pcdH} = 0.22 + 0.08 * R12, V_{pcdL} = 0.22 - 0.08 * R13$$

R12[5:0]	0x00	0x1D(Default)	0x2F
PCD high level	0.22	2.54	3.98

R13[5:0]	0x00	0x17(Default)	0x2F
PCD low level	0.22	2.06	3.98

<Gamma Correction>

$$V_{gcH} = V_{gnH} + 0.04*(R_n-8), V_{gcL} = V_{gnL} + 0.04*(8-R_n),$$

R14[3:0]		0x0	0x8(Default)	0xF
GAMA0	VcomH	0.580	0.900	1.180
	VcomL	4.020	3.700	3.420

R14[7:4]		0x0	0x9(Default)	0xF
GAMA28	VcomH	1.237	1.597	1.837
	VcomL	3.630	3.003	2.763



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司
Toppoly Optoelectronics Corp.

TPG051 Ver 1.3

R15[3:0]		0x0	0x10(Default)	0xF
GAMA60	VcomH	1.692	2.092	2.292
	VcomL	2.908	2.508	2.308

R15[7:4]		0x0	0x9(Default)	0xF
GAMA93	VcomH	1.966	2.326	2.566
	VcomL	2.634	2.274	2.034

R16[3:0]		0x0	0x9(Default)	0xF
GAMA125	VcomH	2.174	2.534	2.774
	VcomL	2.426	2.066	1.826

R16[7:4]		0x0	0x10(Default)	0xF
GAMA157	VcomH	2.377	2.777	2.977
	VcomL	2.223	1.823	1.623

R17[3:0]		0x0	0x9(Default)	0xF
GAMA190	VcomH	2.547	2.907	3.147
	VcomL	2.053	1.693	1.453

R17[7:4]		0x0	0x9(Default)	0xF
GAMA222	VcomH	2.759	3.119	3.359
	VcomL	1.841	1.481	1.241

R18[3:0]		0x0	0x8(Default)	0xF
GAMA255	VcomH	3.480	3.800	4.080
	VcomL	1.120	0.800	0.520

表單編號:


版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



<LED voltage generate circuit>



*To obtain high efficiency B/L drive capability, it is recommended that the dedicated LED driver IC is used.



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司
Toppoly Optoelectronics Corp.

TPG051 Ver 1.3

Revision History

Rev.	Issued Date	Revised Contents
1.0	2004/11/17	NEW
1.1	2005/4/1	Modify Power on/off and mode change sequence
1.2	2005/6/6	Add absolute maximum ratings and application circuit
1.3	2005/8/2	Modify power sequence
		Add LED voltage generate circuit description

表單編號:

版本:

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。

The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.