

- Low Supply Voltage Range 1.8 V – 3.6 V
- Ultralow-Power Consumption:
  - Active Mode: 200  $\mu$ A at 1 MHz, 2.2 V
  - Standby Mode: 0.7  $\mu$ A
  - Off Mode (RAM Retention): 0.1  $\mu$ A
- Five Power Saving Modes
- Wake-Up From Standby Mode in 6  $\mu$ s
- 16-Bit RISC Architecture, 125 ns Instruction Cycle Time
- Basic Clock Module Configurations:
  - Various Internal Resistors
  - Single External Resistor
  - 32-kHz Crystal
  - High Frequency Crystal
  - Resonator
  - External Clock Source
- 16-Bit Timer\_A With Three Capture/Compare Registers
- 10-Bit, 200-ksps A/D Converter With Internal Reference, Sample-and-Hold, Autoscan, and Data Transfer Controller
- Serial Communication Interface (USART) With Software-Selectable Asynchronous UART or Synchronous SPI (MSP430x12x2 Only)
- Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse
- Supply Voltage Brownout Protection
- MSP430x11x2 Family Members Include:
  - MSP430F1122: 4KB + 256B Flash Memory 256B RAM
  - MSP430F1132: 8KB + 256B Flash Memory 256B RAMAvailable in 20-Pin Plastic SOWB and 20-Pin Plastic TSSOP Packages
- MSP430x12x2 Family Members Include:
  - MSP430F1222: 4KB + 256B Flash Memory 256B RAM
  - MSP430F1232: 8KB + 256B Flash Memory 256B RAMAvailable in 28-Pin Plastic SOWB and 28-Pin Plastic TSSOP Packages
- For Complete Module Descriptions, See the MSP430x1xx Family User's Guide, Literature Number SLAU049

## description

The Texas Instruments MSP430 family of ultralow-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6 $\mu$ s.

The MSP430x11x2 and MSP430x12x2 series are ultralow-power mixed signal microcontrollers with a built-in 16-bit timer, 10-bit A/D converter with integrated reference and data transfer controller (DTC) and fourteen or twenty-two I/O pins. In addition, the MSP430x12x2 series microcontrollers have built-in communication capability using asynchronous (UART) and synchronous (SPI) protocols.

Digital signal processing with the 16-bit RISC performance enables effective system solutions such as glass breakage detection with signal analysis (including wave digital filter algorithm). Another area of application is in stand-alone RF sensors.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002 – 2003, Texas Instruments Incorporated


# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

## AVAILABLE OPTIONS


T <sub>A</sub>	PACKAGED DEVICES			
	PLASTIC 20-PIN SOWB (DW)	PLASTIC 20-PIN TSSOP (PW)	PLASTIC 28-PIN SOWB (DW)	PLASTIC 28-PIN TSSOP (PW)
–40°C to 85°C	MSP430F1122IDW MSP430F1132IDW	MSP430F1122IPW MSP430F1132IPW	MSP430F1222IDW MSP430F1232IDW	MSP430F1222IPW MSP430F1232IPW

## DW or PW PACKAGE (TOP VIEW)



MSP430x11x2

## DW or PW PACKAGE (TOP VIEW)




MSP430x12x2

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

## functional block diagram



# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

## Terminal Functions

TERMINAL			I/O	DESCRIPTION
NAME	'11x2 NO.	'12x2 NO.		
P1.0/TACLK/ADC10CLK	13	21	I/O	General-purpose digital I/O pin/Timer_A, clock signal TACLK input/conversion clock—10-bit ADC
P1.1/TA0	14	22	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0 output
P1.2/TA1	15	23	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output
P1.3/TA2	16	24	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output
P1.4/SMCLK/TCK	17	25	I/O	General-purpose digital I/O pin/SMCLK signal output/test clock, input terminal for device programming and test
P1.5/TA0/TMS	18	26	I/O	General-purpose digital I/O pin/Timer_A, compare: Out0 output/test mode select, input terminal for device programming and test
P1.6/TA1/TDI	19	27	I/O	General-purpose digital I/O pin/Timer_A, compare: Out1 output/test data input terminal
P1.7/TA2/TDO/TDI†	20	28	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output/test data output terminal or data input during programming
P2.0/ACLK/A0	8	8	I/O	General-purpose digital I/O pin/ACLK output, analog input to 10-bit ADC input A0
P2.1/INCLK/A1	9	9	I/O	General-purpose digital I/O pin/Timer_A, clock signal at INCLK, analog input to 10-bit ADC input A1
P2.2/TA0/A2	10	10	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0B input, compare: Out0 output/analog input to 10-bit ADC input A2
P2.3/TA1/A3/V <sub>REF-</sub>	11	19	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI1B input, compare: Out1 output/analog input to 10-bit ADC input A3, negative reference voltage terminal.
P2.4/TA2/A4/V <sub>REF+</sub>	12	20	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output/analog input to 10-bit ADC input A4, I/O of positive reference voltage terminal.
P2.5/R <sub>osc</sub>	3	3	I/O	General-purpose digital I/O pin/Input for external resistor that defines the DCO nominal frequency
P3.0/STE0/A5	NA	11	I/O	General-purpose digital I/O pin, slave transmit enable—USART0/SPI mode, analog input to 10-bit ADC input A5
P3.1/SIM00	NA	12	I/O	General-purpose digital I/O pin, slave in/master out of USART0/SPI mode
P3.2/SOMI0	NA	13	I/O	General-purpose digital I/O pin, slave out/master in of USART0/SPI mode
P3.3/UCLK0	NA	14	I/O	General-purpose digital I/O pin, external clock input—USART0/UART or SPI mode, clock output—USART0/SPI mode clock input
P3.4/UTXD0	NA	15	I/O	General-purpose digital I/O pin, transmit data out—USART0/UART mode
P3.5/URXD0	NA	16	I/O	General-purpose digital I/O pin, receive data in—USART0/UART mode
P3.6/A6	NA	17	I/O	General-purpose digital I/O pin, analog input to 10-bit ADC input A6
P3.7/A7	NA	18	I/O	General-purpose digital I/O pin, analog input to 10-bit ADC input A7
RST/NMI	7	7	I	Reset or nonmaskable interrupt input
TEST	1	1	I	Select of test mode for JTAG pins on Port1
V <sub>CC</sub>	2	2		Supply voltage
V <sub>SS</sub>	4	4		Ground reference
XIN	6	6	I	Input terminal of crystal oscillator
XOUT	5	5	I/O	Output terminal of crystal oscillator

† TDO or TDI is selected via JTAG instruction.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## short-form description

### CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

### instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

**Table 1. Instruction Word Formats**

Dual operands, source-destination	e.g. ADD R4,R5	$R4 + R5 \rightarrow R5$
Single operands, destination only	e.g. CALL R8	$PC \rightarrow (TOS), R8 \rightarrow PC$
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0

**Table 2. Address Mode Descriptions**

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	$R10 \rightarrow R11$
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	$M(2+R5) \rightarrow M(6+R6)$
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$
Absolute	✓	✓	MOV and MEM,and TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
Indirect autoincrement	✓		MOV @Rn+,Rm	MOV @R10+,R11	$M(R10) \rightarrow R11$ $R10 + 2 \rightarrow R10$
Immediate	✓		MOV #X,TONI	MOV #45,TONI	$\#45 \rightarrow M(TONI)$

NOTE: S = source D = destination

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

---

## operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode AM;
  - All clocks are active
- Low-power mode 0 (LPM0);
  - CPU is disabled  
ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 1 (LPM1);
  - CPU is disabled  
ACLK and SMCLK remain active. MCLK is disabled  
DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2);
  - CPU is disabled  
MCLK and SMCLK are disabled  
DCO's dc-generator remains enabled  
ACLK remains active
- Low-power mode 3 (LPM3);
  - CPU is disabled  
MCLK and SMCLK are disabled  
DCO's dc-generator is disabled  
ACLK remains active
- Low-power mode 4 (LPM4);
  - CPU is disabled  
ACLK is disabled  
MCLK and SMCLK are disabled  
DCO's dc-generator is disabled  
Crystal oscillator is stopped

## interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the memory with an address range of 0FFFFh-0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up, external reset, watchdog	WDTIFG (see Note1) KEYV (see Note 1)	Reset	0FFFEh	15, highest
NMI, oscillator fault, flash memory access violation	NMIIFG (see Notes 1 and 4) OFIFG (see Notes 1 and 4) ACCVIFG (see Notes 1 and 4)	(Non)-maskable, (Non)-maskable, (Non)-maskable	0FFFCh	14
			0FFFAh	13
			0FFF8h	12
			0FFF6h	11
Watchdog timer	WDTIFG	Maskable	0FFF4h	10
Timer_A	TACCR0 CCIFG (see Note 2)	Maskable	0FFF2h	9
Timer_A	TACCR1 and TACCR2 CCIFGs, TAIFG (see Notes 1 and 2)	Maskable	0FFF0h	8
USART0 receive (see Note 5)	URXIFG0	Maskable	0FFEEh	7
USART0 transmit (see Note 5)	UTXIFG0	Maskable	0FFECCh	6
ADC10	ADC10IFG	Maskable	0FFEAh	5
			0FFE8h	4
I/O Port P2 (eight flags – see Note 3)	P2IFG.0 to P2IFG.7 (see Notes 1 and 2)	Maskable	0FFE6h	3
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 (see Notes 1 and 2)	Maskable	0FFE4h	2
			0FFE2h	1
			0FFE0h	0, lowest

- NOTES: 1. Multiple source flags  
2. Interrupt flags are located in the module  
3. There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2.0–5) are implemented on the '11x2 and '12x2 devices.  
4. (Non)-maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable cannot.  
5. USART0 is implemented in MSP430x12x2 only.

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

## special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

### interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0
0h			ACCVIE	NMIIE			OFIE	WDTIE
			rw-0	rw-0			rw-0	rw-0

WDTIE: Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.

OFIE: Oscillator fault enable

NMIIE: (Non)maskable interrupt enable

ACCVIE: Flash access violation interrupt enable

Address	7	6	5	4	3	2	1	0
01h							UTXIE0	URXIE0
							rw-0	rw-0

URXIE0: USART0, UART, and SPI receive-interrupt enable (MSP430x12x2 devices only)

UTXIE0: USART0, UART, and SPI transmit-interrupt enable (MSP430x12x2 devices only)

### interrupt flag register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG			OFIFG	WDTIFG
				rw-0			rw-1	rw-0

WDTIFG: Set on Watchdog Timer overflow (in watchdog mode) or security key violation.  
Reset on  $V_{CC}$  power-up or a reset condition at  $\overline{RST}/NMI$  pin in reset mode.

OFIFG: Flag set on oscillator fault

NMIIFG: Set via  $\overline{RST}/NMI$ -pin

Address	7	6	5	4	3	2	1	0
03h							UTXIFG0	URXIFG0
							rw-1	rw-0

URXIFG0: USART0, UART, and SPI receive flag (MSP430x12x2 devices only)

UTXIFG0: USART0, UART, and SPI transmit flag (MSP430x12x2 devices only)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## module enable registers 1 and 2

Address	7	6	5	4	3	2	1	0
04h								
Address	7	6	5	4	3	2	1	0
05h							UTXE0	URXE0 USPIE0
							rw-0	rw-0

URXE0: USART0, UART mode receive enable (MSP430x12x2 devices only)  
 UTXE0: USART0, UART mode transmit enable (MSP430x12x2 devices only)  
 USPIE0: USART0, SPI mode transmit and receive enable (MSP430x12x2 devices only)

**Legend** rw: Bit can be read and written.  
 rw-0: Bit can be read and written. It is reset by PUC  
 SFR bit is not present in device.

## memory organization

MSP430F1122 MSP430F1222		MSP430F1132 MSP430F1232		
FFFFh	Int. Vector	FFFFh	Int. Vector	Main Memory
FFE0h	4 KB Flash Segment0–7	FFE0h	8 KB Flash Segment0–15	
FFDFh		FFDFh		
F000h		E000h		
10FFh	2 × 128B Flash SegmentA,B	10FFh	2 × 128B Flash SegmentA,B	Information Memory
1000h	1 KB Boot ROM	1000h	1 KB Boot ROM	
0FFFh		0FFFh		
0C00h		0C00h		
02FFh	256B RAM	02FFh	256B RAM	
0200h	16b Per.	0200h	16b Per.	
01FFh		01FFh		
0100h	8b Per.	0100h	8b Per.	
00FFh		00FFh		
0010h	SFR	0010h	SFR	
000Fh		000Fh		
0000h		0000h		

## bootstrap loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the Application report *Features of the MSP430 Bootstrap Loader*, Literature Number SLAA089.


# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

## flash memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0–n. Segments A and B are also called *information memory*.
- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.



NOTE: All segments not implemented on all devices.

## peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions.

## oscillator and system clock

The clock system in the MSP430x11x2 and MSP430x12x2 devices is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6  $\mu$ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

---

## **digital I/O**

There are 3 8-bit I/O ports implemented—ports P1, P2, and P3 (only six port P2 I/O signals are available on external pins; port P3 is implemented only on 'x12x2 devices):

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of ports P1 and six bits of port P2.
- Read/write access to port-control registers is supported by all instructions.

### **NOTE:**

Six bits of port P2, P2.0 to P2.5, are available on external pins, but all control and data bits for port P2 are implemented. Port P3 has no interrupt capability. Port P3 is implemented in MSP430x12x2 only.

## **brownout**

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

## **watchdog timer**

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

## **USART0 (MSP430x12x2 Only)**

The MSP430x12x2 devices have one hardware universal synchronous/asynchronous receive transmit (USART0) peripheral module that is used for serial data communication. The USART supports synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels.

## **timer\_A3**

Timer\_A3 is a 16-bit timer/counter with three capture/compare registers. Timer\_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer\_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

## **ADC10**

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling allowing ADC samples to be converted and stored without any CPU intervention.

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

## peripheral file map

PERIPHERALS WITH WORD ACCESS			
<b>ADC10</b>	ADC data transfer start address	ADC10SA	1BCh
	ADC memory	ADC10MEM	1B4h
	ADC control register 1	ADC10CTL1	1B2h
	ADC control register 0	ADC10CTL0	1B0h
	ADC analog enable	ADC10AE	04Ah
	ADC data transfer control register 1	ADC10DTC1	049h
	ADC data transfer control register 0	ADC10DTC0	048h
<b>Timer_A</b>	Reserved		017Eh
	Reserved		017Ch
	Reserved		017Ah
	Reserved		0178h
	Capture/compare register	TACCR2	0176h
	Capture/compare register	TACCR1	0174h
	Capture/compare register	TACCR0	0172h
	Timer_A register	TAR	0170h
	Reserved		016Eh
	Reserved		016Ch
	Reserved		016Ah
	Reserved		0168h
	Capture/compare control	TACCTL2	0166h
	Capture/compare control	TACCTL1	0164h
	Capture/compare control	TACCTL0	0162h
<b>Flash Memory</b>	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
<b>Watchdog</b>	Watchdog/timer control	WDTCTL	0120h
PERIPHERALS WITH BYTE ACCESS			
<b>USART0 (in MSP430x12x2 only)</b>	Transmit buffer	U0TXBUF	077h
	Receive buffer	U0RXBUF	076h
	Baud rate	U0BR1	075h
	Baud rate	U0BR0	074h
	Modulation control	U0MCTL	073h
	Receive control	U0RCTL	072h
	Transmit control	U0TCTL	071h
	USART control	U0CTL	070h
<b>Basic Clock</b>	Basic clock sys. control2	BCSCTL2	058h
	Basic clock sys. control1	BCSCTL1	057h
	DCO clock freq. control	DCOCTL	056h
<b>Port P2</b>	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h
<b>Port P1</b>	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h



**peripheral file map (continued)**

PERIPHERALS WITH BYTE ACCESS (CONTINUED)			
<b>Port P3 (in MSP430x12x2 only)</b>	Port P3 selection	P3SEL	01Bh
	Port P3 direction	P3DIR	01Ah
	Port P3 output	P3OUT	019h
	Port P3 input	P3IN	018h
<b>Special Function</b>	Module enable2	ME2	005h
	Module enable1	ME1	004h
	SFR interrupt flag2	IFG2	003h
	SFR interrupt flag1	IFG1	002h
	SFR interrupt enable2	IE2	001h
	SFR interrupt enable1	IE1	000h

**absolute maximum ratings†**

Voltage applied at $V_{CC}$ to $V_{SS}$	–0.3 V to 4.1 V
Voltage applied to any pin (referenced to $V_{SS}$ )	–0.3 V to $V_{CC} + 0.3$ V
Diode current at any device terminal	±2 mA
Storage temperature, $T_{stg}$ (unprogrammed device)	–55°C to 150°C
Storage temperature, $T_{stg}$ (programmed device)	–40°C to 85°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltages referenced to  $V_{SS}$ .


**recommended operating conditions**

			MIN	NOM	MAX	UNITS
Supply voltage during program execution, V <sub>CC</sub> (see Note 1)		MSP430F11x2	1.8		3.6	V
Supply voltage during program/erase flash memory, V <sub>CC</sub>		MSP430F12x2	2.7		3.6	V
Supply voltage, V <sub>SS</sub>			0			V
Operating free-air temperature range, T <sub>A</sub>		MSP430F11x2 MSP430F12x2	−40		85	°C
LFXT1 crystal frequency, f <sub>(LFXT1)</sub> (see Note 2)	LF mode selected, XTS=0	Watch crystal	32 768			Hz
	XT1 selected mode, XTS=1	Ceramic resonator	450		8000	kHz
		Crystal	1000		8000	
Processor frequency f <sub>(system)</sub> (MCLK signal)		V <sub>CC</sub> = 1.8 V, MSP430F11x2 MSP430F12x2	dc		4.15	MHz
		V <sub>CC</sub> = 3.6 V, MSP430F11x2 MSP430F12x2	dc		8	
Flash timing generator frequency, f <sub>(FTG)</sub>		MSP430F11x2 MSP430F12x2	257		476	kHz
Cumulative program time, block write, t <sub>(CPT)</sub> (see Note 3)		V <sub>CC</sub> = 2.7 V/3.6 V MSP430F11x2 MSP430F12x2			3	ms
Low-level input voltage (TEST, RST/NMI), V <sub>IL</sub> (excluding XIN, XOUT)		V <sub>CC</sub> = 2.2 V/3 V	V <sub>SS</sub>		V <sub>SS</sub> +0.6	V
High-level input voltage (TEST, RST/NMI), V <sub>IH</sub> (excluding XIN, XOUT)		V <sub>CC</sub> = 2.2 V/3 V	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
Input levels at XIN, XOUT	V <sub>IL</sub> (XIN, XOUT)	V <sub>CC</sub> = 2.2 V/3 V	V <sub>SS</sub>		0.2×V <sub>CC</sub>	V
	V <sub>IH</sub> (XIN, XOUT)		0.8×V <sub>CC</sub>		V <sub>CC</sub>	

- NOTES: 1. The LFXT1 oscillator in LF-mode requires a resistor of 5.1 MΩ from XOUT to  $V_{SS}$  when  $V_{CC} < 2.5$  V.  
The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 4 MHz at  $V_{CC} \geq 2.2$  V.  
The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 8 MHz at  $V_{CC} \geq 2.8$  V.
2. The LFXT1 oscillator in LF-mode requires a watch crystal.  
The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal.
3. The cumulative program time must not be exceeded during a block-write operation.

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003



NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V<sub>CC</sub> of 2.7 V.

**Figure 1. Frequency vs Supply Voltage**

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

**supply current (into V<sub>CC</sub>) excluding external current**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>(AM)</sub> Active mode	T <sub>A</sub> = -40°C +85°C, f <sub>(MCLK)</sub> = f <sub>(SMCLK)</sub> = 1 MHz, f <sub>(ACLK)</sub> = 32,768 Hz, Program executes in Flash	V <sub>CC</sub> = 2.2 V	200	250	μA
		V <sub>CC</sub> = 3 V	300	350	
	T <sub>A</sub> = -40°C +85°C, f <sub>(MCLK)</sub> = f <sub>(SMCLK)</sub> = f <sub>(ACLK)</sub> = 4096 Hz, Program executes in Flash	V <sub>CC</sub> = 2.2 V	3	5	μA
		V <sub>CC</sub> = 3 V	11	18	
I <sub>(CPUOff)</sub> Low-power mode, (LPM0)	T <sub>A</sub> = -40°C +85°C, f <sub>(MCLK)</sub> = 0, f <sub>(SMCLK)</sub> = 1 MHz, f <sub>(ACLK)</sub> = 32,768 Hz	V <sub>CC</sub> = 2.2 V	32	45	μA
		V <sub>CC</sub> = 3 V	55	70	
I <sub>(LPM2)</sub> Low-power mode, (LPM2)	T <sub>A</sub> = -40°C +85°C, f <sub>(MCLK)</sub> = f <sub>(SMCLK)</sub> = 0 MHz, f <sub>(ACLK)</sub> = 32,768 Hz, SCG0 = 0	V <sub>CC</sub> = 2.2 V	11	14	μA
		V <sub>CC</sub> = 3 V	17	22	
I <sub>(LPM3)</sub> Low-power mode, (LPM3)	T <sub>A</sub> = -40°C	V <sub>CC</sub> = 2.2 V	0.8	1.2	μA
	T <sub>A</sub> = 25°C		0.7	1	
	T <sub>A</sub> = 85°C		1.6	2.3	
	T <sub>A</sub> = -40°C	V <sub>CC</sub> = 3 V	1.8	2.2	μA
	T <sub>A</sub> = 25°C		1.6	1.9	
	T <sub>A</sub> = 85°C		2.3	3.4	
I <sub>(LPM4)</sub> Low-power mode, (LPM4)	T <sub>A</sub> = -40°C	V <sub>CC</sub> = 2.2 V/3 V	0.1	0.5	μA
	T <sub>A</sub> = 25°C		0.1	0.5	
	T <sub>A</sub> = 85°C		0.8	1.9	

NOTE 4: All inputs are tied to 0 V or V<sub>CC</sub>. Outputs do not source or sink any current.



**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)**

**current consumption of active mode versus system frequency**

$$I_{AM} = I_{AM}[1 \text{ MHz}] \times f_{\text{system}} [\text{MHz}]$$

**current consumption of active mode versus supply voltage**

$$I_{AM} = I_{AM}[3 \text{ V}] + 120 \mu\text{A/V} \times (V_{CC} - 3 \text{ V})$$

**Schmitt-trigger inputs Port P1 to Port P3; P1.0 to P1.7, P2.0 to P2.5, P3.0 to P3.7**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>CC</sub> = 2.2 V	1.1		1.5	V
		V <sub>CC</sub> = 3 V	1.5		1.9	
V <sub>IT-</sub>	Negative-going input threshold voltage	V <sub>CC</sub> = 2.2 V	0.4		0.9	V
		V <sub>CC</sub> = 3 V	0.9		1.3	
V <sub>hys</sub>	Input voltage hysteresis, (V <sub>IT+</sub> – V <sub>IT-</sub> )	V <sub>CC</sub> = 2.2 V	0.3		1.1	V
		V <sub>CC</sub> = 3 V	0.5		1	

**outputs Port 1 to P3; P1.0 to P1.7, P2.0 to P2.5, P3.0 to P3.7**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>(OHmax)</sub> = –1.5 mA	V <sub>CC</sub> = 2.2 V	See Note 1	V <sub>CC</sub> –0.25	V <sub>CC</sub>	V
		I <sub>(OHmax)</sub> = –6 mA		See Note 2	V <sub>CC</sub> –0.6	V <sub>CC</sub>	
		I <sub>(OHmax)</sub> = –1.5 mA	V <sub>CC</sub> = 3 V	See Note 1	V <sub>CC</sub> –0.25	V <sub>CC</sub>	
		I <sub>(OHmax)</sub> = –6 mA		See Note 2	V <sub>CC</sub> –0.6	V <sub>CC</sub>	
V <sub>OL</sub>	Low-level output voltage	I <sub>(OLmax)</sub> = 1.5 mA	V <sub>CC</sub> = 2.2 V	See Note 1	V <sub>SS</sub>	V <sub>SS</sub> +0.25	V
		I <sub>(OLmax)</sub> = 6 mA		See Note 2	V <sub>SS</sub>	V <sub>SS</sub> +0.6	
		I <sub>(OLmax)</sub> = 1.5 mA	V <sub>CC</sub> = 3 V	See Note 1	V <sub>SS</sub>	V <sub>SS</sub> +0.25	
		I <sub>(OLmax)</sub> = 6 mA		See Note 2	V <sub>SS</sub>	V <sub>SS</sub> +0.6	

- NOTES: 1. The maximum total current, I<sub>OHmax</sub> and I<sub>OLmax</sub>, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.
2. The maximum total current, I<sub>OHmax</sub> and I<sub>OLmax</sub>, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

outputs – Ports P1, P2, and P3 (see Note 11)




Figure 2




Figure 3




Figure 4




Figure 5

NOTE 3: Only one output is loaded at a time.

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)**

**leakage current**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
I <sub>lkg</sub> (Px.x) High-impedance leakage current	Port P1: P1.x, 0 ≤ x ≤ 7 (see Notes 1 and 2)	2.2 V/3 V			±50	nA
	Port P2: P2.x, 0 ≤ x ≤ 5 (see Notes 1 and 2)	2.2 V/3 V			±50	

- NOTES: 1. The leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pin(s), unless otherwise noted.  
2. The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.

**inputs Px.x, TAx**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
t <sub>(int)</sub> External interrupt timing	Port P1, P2: P1.x to P2.x, External trigger signal for the interrupt flag, (see Note 1)	2.2 V/3 V	1.5			cycle
		2.2 V	62			ns
		3 V	50			
t <sub>(cap)</sub> Timer_A, capture timing	TA0, TA1, TA2 (see Note 2)	2.2 V/3 V	1.5			cycle
		2.2 V	62			ns
		3 V	50			
f <sub>(TAext)</sub> Timer_A clock frequency externally applied to pin	TACLK, INCLK t <sub>(H)</sub> = t <sub>(L)</sub>	2.2 V			8	MHz
		3 V			10	
f <sub>(TAint)</sub> Timer_A clock frequency	SMCLK or ACLK signal selected	2.2 V			8	MHz
		3 V			10	

- NOTES: 1. The external signal sets the interrupt flag every time the minimum t<sub>(int)</sub> cycle and time parameters are met. It may be set even with trigger signals shorter than t<sub>(int)</sub>. Both the cycle and timing specifications must be met to ensure the flag is set. t<sub>(int)</sub> is measured in MCLK cycles.  
2. The external capture signal triggers the capture event every time the minimum t<sub>(cap)</sub> cycle and time parameters are met. A capture may be triggered with capture signals even shorter than t<sub>(cap)</sub>. Both the cycle and timing specifications must be met to ensure a correct capture of the 16-bit timer value and to ensure the flag is set.

**USART (see Note 1)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>(τ)</sub> USART: deglitch time	V <sub>CC</sub> = 2.2 V	200	430	800	ns
	V <sub>CC</sub> = 3 V	150	280	500	

- NOTE 1: The signal applied to the USART receive signal/terminal (URXD) should meet the timing requirements of t<sub>(τ)</sub> to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of t<sub>(τ)</sub>. The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD line.

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)**

**outputs P1.x, P2.x, P3.x, TAx**

PARAMETER		TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP	MAX	UNIT	
f(P20)	Output frequency	P2.0/ACLK, C <sub>L</sub> = 20 pF		2.2 V/3 V	f <sub>System</sub>			MHz	
f(TAx)		TA0, TA1, TA2, C <sub>L</sub> = 20 pF, Internal clock source, SMCLK signal applied (see Note 1)		2.2 V/3 V	dc	f <sub>System</sub>			
t(Xdc)	Duty cycle of O/P frequency	P1.4/SMCLK, C <sub>L</sub> = 20 pF	f <sub>SMCLK</sub> = f <sub>LFXT1</sub> = f <sub>XT1</sub>	2.2 V/3 V	40%		60%		
			f <sub>SMCLK</sub> = f <sub>LFXT1</sub> = f <sub>LF</sub>		35%		65%		
			f <sub>SMCLK</sub> = f <sub>LFXT1</sub> /n		50%–15 ns	50%	50%+15 ns		
			f <sub>SMCLK</sub> = f <sub>DCOCLK</sub>	2.2 V/3 V	50%–15 ns	50%	50%+15 ns		
		P2.0/ACLK, C <sub>L</sub> = 20 pF	f <sub>P20</sub> = f <sub>LFXT1</sub> = f <sub>XT1</sub>	2.2 V/3 V	40%		60%		
			f <sub>P20</sub> = f <sub>LFXT1</sub> = f <sub>LF</sub>		30%		70%		
			f <sub>P20</sub> = f <sub>LFXT1</sub> /n		50%				
t(TAdc)		TA0, TA1, TA2, C <sub>L</sub> = 20 pF, Duty cycle = 50%	2.2 V/3 V	0		±50	ns		

NOTE 1: The limits of the system clock MCLK has to be met. MCLK and SMCLK can have different frequencies.

## RAM

PARAMETER	MIN	NOM	MAX	UNIT
V(RAMh) CPU halted (see Note 1)	1.6			V

NOTE 1: This parameter defines the minimum supply voltage V<sub>CC</sub> when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition.

## POR brownout, reset (see Notes 1 and 2)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d</sub> (BOR)				2000	μs
V <sub>CC</sub> (start)	dV <sub>CC</sub> /dt ≤ 3 V/s		0.7 × V(B <sub>IT</sub> –)		V
V(B <sub>IT</sub> –)	dV <sub>CC</sub> /dt ≤ 3 V/s			1.71	V
V <sub>hys</sub> (B <sub>IT</sub> –)	dV <sub>CC</sub> /dt ≤ 3 V/s	70	130	180	mV
t(reset)	Pulse length needed at RST/NMI pin to accepted reset internally, V <sub>CC</sub> = 2.2 V/3 V	2			μs

- NOTES: 1. The current consumption of the brown-out module is already included in the I<sub>CC</sub> current consumption data.  
2. During power up, the CPU begins code execution following a period of t<sub>d</sub>(BOR) after V<sub>CC</sub> = V(B<sub>IT</sub>–) + V<sub>hys</sub>(B<sub>IT</sub>–). The default DCO settings must not be changed until V<sub>CC</sub> ≥ V<sub>CC</sub>(min). See the *MSP430x1xx Family User's Guide* for more information on the brownout circuit.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)




Figure 6. POR/Brownout Reset (BOR) vs Supply Voltage




Figure 7.  $V_{CC(min)}$  Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 8.  $V_{CC(min)}$  Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)**

## crystal oscillator, LFXT1

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
C <sub>(XIN)</sub>	Input capacitance	XTS=0; LF mode selected	2.2 V / 3 V	12			pF
		XTS=1; XT1 mode selected (see Note 1)	2.2 V / 3 V	2			
C <sub>(XOUT)</sub>	Output capacitance	XTS=0; LF mode selected	2.2 V / 3 V	12			pF
		XTS=1; XT1 mode selected (see Note 1)	2.2 V / 3 V	2			

NOTE 1: Requires external capacitors at both terminals. Values are specified by crystal manufacturers.


## DCO

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f(DCO03)	R <sub>sel</sub> = 0, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V	0.08	0.12	0.15	MHz
		3 V	0.08	0.13	0.16	
f(DCO13)	R <sub>sel</sub> = 1, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V	0.14	0.19	0.23	MHz
		3 V	0.14	0.18	0.22	
f(DCO23)	R <sub>sel</sub> = 2, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V	0.22	0.3	0.36	MHz
		3 V	0.22	0.28	0.34	
f(DCO33)	R <sub>sel</sub> = 3, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V	0.37	0.49	0.59	MHz
		3 V	0.37	0.47	0.56	
f(DCO43)	R <sub>sel</sub> = 4, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V	0.61	0.77	0.93	MHz
		3 V	0.61	0.75	0.9	
f(DCO53)	R <sub>sel</sub> = 5, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V	1	1.2	1.5	MHz
		3 V	1	1.3	1.5	
f(DCO63)	R <sub>sel</sub> = 6, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V	1.6	1.9	2.2	MHz
		3 V	1.69	2	2.29	
f(DCO73)	R <sub>sel</sub> = 7, DCO = 3, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V	2.4	2.9	3.4	MHz
		3 V	2.7	3.2	3.65	
f(DCO77)	R <sub>sel</sub> = 7, DCO = 7, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V	4	4.5	4.9	MHz
		3 V	4.4	4.9	5.4	
f(DCO47)	R <sub>sel</sub> = 4, DCO = 7, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V/3 V	F <sub>DCO40</sub> x1.7	F <sub>DCO40</sub> x2.1	F <sub>DCO40</sub> x2.5	MHz
S(Rsel)	S <sub>R</sub> = f <sub>Rsel+1</sub> /f <sub>Rsel</sub>	2.2 V/3 V	1.35	1.65	2	ratio
S(DCO)	S <sub>DCO</sub> = f <sub>DCO+1</sub> /f <sub>DCO</sub>	2.2 V/3 V	1.07	1.12	1.16	
D <sub>t</sub>	Temperature drift, R <sub>sel</sub> = 4, DCO = 3, MOD = 0 (see Note 1)	2.2 V	−0.31	−0.36	−0.4	%/°C
		3 V	−0.33	−0.38	−0.43	
D <sub>V</sub>	Drift with V <sub>CC</sub> variation, R <sub>sel</sub> = 4, DCO = 3, MOD = 0 (see Note 1)	2.2 V/3 V	±5			%/V

NOTES: 1. These parameters are not production tested.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)



**Figure 9. DCO Characteristics**

#### principle characteristics of the DCO

- Individual devices have a minimum and maximum operation frequency. The specified parameters for  $f_{DCOx0}$  to  $f_{DCOx7}$  are valid for all devices.
- The DCO control bits DCO0, DCO1 and DCO2 have a step size as defined in parameter  $S_{DCO}$ .
- The modulation control bits MOD0 to MOD4 select how often  $f_{DCO+1}$  is used within the period of 32 DCOCLK cycles.  $f_{DCO}$  is used for the remaining cycles. The frequency is an average =  $f_{DCO} \times (2^{MOD}/32)$ .
- All ranges selected by  $R_{sel(n)}$  overlap with  $R_{sel(n+1)}$ :  $R_{sel0}$  overlaps with  $R_{sel1}$ , ...  $R_{sel6}$  overlaps with  $R_{sel7}$ .

#### wake-up from lower power modes (LPMx)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t(LPM0)$	$V_{CC} = 2.2\text{ V}/3\text{ V}$		100		ns
$t(LPM2)$	$V_{CC} = 2.2\text{ V}/3\text{ V}$		100		
$t(LPM3)$	$f(MCLK) = 1\text{ MHz}, V_{CC} = 2.2\text{ V}/3\text{ V}$			6	$\mu\text{s}$
	$f(MCLK) = 2\text{ MHz}, V_{CC} = 2.2\text{ V}/3\text{ V}$			6	
	$f(MCLK) = 3\text{ MHz}, V_{CC} = 2.2\text{ V}/3\text{ V}$			6	
$t(LPM4)$	$f(MCLK) = 1\text{ MHz}, V_{CC} = 2.2\text{ V}/3\text{ V}$			6	$\mu\text{s}$
	$f(MCLK) = 2\text{ MHz}, V_{CC} = 2.2\text{ V}/3\text{ V}$			6	
	$f(MCLK) = 3\text{ MHz}, V_{CC} = 2.2\text{ V}/3\text{ V}$			6	

NOTE 1: Parameter applicable only if DCOCLK is used for MCLK.

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)**

## 10-bit ADC, power supply, and input range conditions (see Note 1)

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Analog supply voltage	V <sub>SS</sub> = 0 V		2.2		3.6	V
V <sub>REF+</sub>	Positive built-in reference voltage output	REF2_5 V = 1 for 2.5 V built-in reference	3 V	2.35	2.5	2.65	V
		REF2_5 V = 0 for 1.5 V built-in reference I <sub>VREF+</sub> ≤ I <sub>(VREF+)</sub> max	2.2 V/3 V	1.41	1.5	1.59	
I <sub>VREF+</sub>	Load current out of V <sub>REF+</sub> terminal		2.2 V	±0.5		mA	
			3 V	±1			
I <sub>L(VREF)+</sub> †	Load-current regulation V <sub>REF+</sub> terminal	I <sub>VREF+</sub> = 500 μA ±100 μA Analog input voltage ~0.75 V; REF2_5 V = 0	2.2 V	±2		LSB	
			3 V	±2			
		I <sub>VREF+</sub> = 500 μA ±100 μA Analog input voltage ~1.25 V; REF2_5 V = 1	3 V	±2		LSB	
t <sub>(VREF) +‡</sub>	Load current regulation V <sub>REF+</sub> terminal	I <sub>VREF+</sub> =100 μA → 900 μA, V <sub>CC</sub> =3 V, ax ~0.5 x V <sub>REF+</sub> Error of conversion result ≤ 1 LSB	ADC10SR = 0	400		ns	
			ADC10SR = 1	2		μs	
V <sub>eREF+</sub>	Positive external reference voltage input	V <sub>eREF+</sub> > V <sub>REF−</sub> /V <sub>eREF−</sub> (see Note 2)		1.4	V <sub>CC</sub>		V
V <sub>REF−</sub> /V <sub>eREF−</sub>	Negative external reference voltage input	V <sub>eREF+</sub> > V <sub>REF−</sub> /V <sub>eREF−</sub> (see Note 3)		0	1.2		V
(V <sub>eREF+</sub> − V <sub>REF−</sub> )/V <sub>eREF−</sub> )	Differential external reference voltage input	V <sub>eREF+</sub> > V <sub>REF−</sub> /V <sub>eREF−</sub> (see Note 4)		1.4	V <sub>CC</sub>		V
V <sub>(Px.x/Ax)</sub>	Analog input voltage range (see Note 5)	All Ax terminals. Analog inputs selected in ADC10AE register and PxSel.x=1 V <sub>SS</sub> ≤ V <sub>Px.x/Ax</sub> ≤ V <sub>CC</sub>		0	V <sub>CC</sub>		V
I <sub>ADC10</sub>	Operating supply current into V <sub>CC</sub> terminal (see Note 6)	f <sub>ADC10CLK</sub> = 5 MHz ADC10ON = 1, REFON = 0	2.2 V	0.52	1.05		mA
		t <sub>(sample)</sub> = 8xADC10CLK, ADC10DIV=0	3 V	0.6	1.2		
I <sub>REF</sub>	Supply current for reference without reference buffer (see Note 7)	f <sub>ADC10CLK</sub> = 5 MHz ADC10ON = 0, REFON = 1, REF2_5V = x	2.2 V/3 V	0.25	0.4		mA
I <sub>REFB</sub>	Supply current for reference buffer (see Note 7)	f <sub>ADC10CLK</sub> = 5 MHz ADC10ON = 0, REFON = 1, REF2_5V = 0	ADC10SR = 0	1.1	1.4		mA
			ADC10SR = 1	0.46	0.55		

† Not production tested, limits characterized

‡ Not production tested, limits verified by design

NOTES: 1. The leakage current is defined in the leakage current table with Px.x/Ax parameter.

2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

3. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

4. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

5. The analog input voltage range must be within the selected reference voltage range V<sub>R+</sub> to V<sub>R-</sub> for valid conversion results.

6. The internal reference supply current is not included in current consumption parameter I<sub>ADC10</sub>.

7. The internal reference current is supplied via terminal V<sub>CC</sub>. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.



**electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)**

**10-bit ADC, reference parameters**

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT
$I_{VREF+}$	Static input current (see Note 1)	$0\text{ V} \leq V_{VREF+} \leq V_{CC}$	2.2 V/3 V			$\pm 1$	$\mu\text{A}$
$I_{VREF-}/V_{VREF-}$	Static input current (see Note 1)	$0\text{ V} \leq V_{VREF-} \leq V_{CC}$	2.2 V/3 V			$\pm 1$	$\mu\text{A}$
$C_{VREF+}$	Capacitance at pin $V_{REF+}$ (see Note 2)	$REFOUT = 1$ , $I_{VREF+} \leq \pm 1\text{ mA}$	2.2 V/3 V			100	pF
$C_i \ddagger$	Input capacitance (see Note 3)	Only one terminal can be selected at one time	2.2 V			27	pF
$Z_i \ddagger$	Input MUX ON resistance(see Note 3)	$0\text{ V} \leq V_{Ax} \leq V_{CC}$	3 V			2000	$\Omega$
$T_{REF+} \dagger$	Temperature coefficient of built-in reference	$I_{VREF+}$ is a constant in the range of $0\text{ mA} \leq I_{VREF+} \leq 1\text{ mA}$	2.2 V/3 V			$\pm 100$	ppm/ $^{\circ}\text{C}$

$\dagger$  Not production tested, limits characterized

$\ddagger$  Not production tested, limits verified by design

- NOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The dynamic impedance should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
2. The capacitance applied to the internal buffer operational amplifier, if switched to terminal P2.4/TA2/A4/ $V_{REF+}$  ( $REFOUT=1$ ), must be limited; the reference buffer may become unstable otherwise.
3. The input capacitance is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy. All INL and DNL tests use capacitors between pins  $V_{CC}$  and  $V_{SS}$ : 10- $\mu\text{F}$  tantalum and 100-nF ceramic.

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

**electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)**

## 10-bit ADC, timing parameters

PARAMETER		TEST CONDITIONS		MIN	NOM	MAX	UNIT	
tREF(ON)†	Settle time of internal reference voltage and VREF+ (see Note 1)	IVREF+ = 0.5 mA, VREF+ = 1.5 V, VCC = 3.6 V, REFON 0 → 1				30	μs	
		IVREF+ = 0.5 mA, VREF+ = 1.5 V, VCC = 2.2 V, REFON = 1	ADC10SR = 0			0.8	μs	
			ADC10SR = 1			2.5		
f(ADC10CLK)		Error of conversion result ≤1 LSB	ADC10SR = 0	0.450		6.3	MHz	
			ADC10SR = 1	0.450		1.5		
f(ADC10OSC)		ADC10DIV=0 [f(ADC10CLK) =f(ADC10OSC)]		2.2 V/ 3 V		6.3	MHz	
tCONVERT	Conversion time	Internal oscillator, fOSC = 3.7 MHz to 6.3 MHz		2.2 V/ 3 V	2.06		3.51	μs
	Conversion time	VCC(min) ≤ VCC ≤ VCC(max), External fADC10CLK from ACLK or MCLK or SMCLK: ADC10SSEL ≠ 0			13×ADC10DIV× 1/fADC10CLK			μs
tADC10ON‡	Settle time of the ADC	VCC(min) ≤ VCC ≤ VCC(max) (see Note 2)					100	ns
tSample‡	Sampling time	VCC(min) ≤VCC ≤ VCC(max) Ri(source) = 400 Ω, Zi = 2000 Ω, Ci = 20 pF, (see Note 3)		3 V	1400		ns	
				2.2 V	1400			

$^{\dagger}$  Not production tested, limits characterized

$^{\ddagger}$  Not production tested, limits verified by design

- NOTES:
1. The condition is that the error in a conversion started after  $t_{REF(ON)}$  is less than  $\pm 0.5 \text{ LSB}$ .
  2. The condition is that the error in a conversion started after  $t_{ADC10ON}$  is less than  $\pm 0.5 \text{ LSB}$ . The reference and input signal are already settled.
  3. Eight Tau ( $\tau$ ) are needed to get an error of less than  $\pm 0.5 \text{ LSB}$ .  
 $t_{Sample} = 8 \times (R_i + Z_i) \times C_i + 800 \text{ ns}$  @ ADC10SR = 0  
 $t_{Sample} = 8 \times (R_i + Z_i) \times C_i + 2.5 \ \mu\text{s}$  @ ADC10SR = 1



**electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)**

**10-bit ADC, linearity parameters**

PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
E <sub>I</sub> Integral linearity error	$1.4\text{ V} \leq (V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}})_{\text{min}} \leq 1.6\text{ V}$	2.2 V/3 V	±1			LSB
	$1.6\text{ V} < [V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}}]_{\text{min}} \leq [V_{\text{CC}}]$		±1			
E <sub>D</sub> Differential linearity error	$(V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}})_{\text{min}} \leq (V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}})$	2.2 V/3 V	±1			LSB
E <sub>O</sub> Offset error	$(V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}})_{\text{min}} \leq (V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}})$ , Internal impedance of source R <sub>i</sub> < 100 Ω,	2.2 V/3 V	±2    ±4			LSB
E <sub>G</sub> Gain error	$(V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}})_{\text{min}} \leq (V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}})$	2.2 V/3 V	±1.1    ±2			LSB
E <sub>T</sub> Total unadjusted error	$(V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}})_{\text{min}} \leq (V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}})$	2.2 V/3 V	±2    ±5			LSB

**10-bit ADC, temperature sensor and built-in Vmid**

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
I <sub>SENSOR</sub> Operating supply current into V <sub>CC</sub> terminal (see Note 1)	V <sub>REFON</sub> = 0, INCH = 0Ah, ADC10ON=NA, T <sub>A</sub> = 25°C	2.2 V	40	120	μA
		3 V	60	160	
V <sub>SENSOR</sub> <sup>†</sup>	ADC10ON = 1, INCH = 0Ah, T <sub>A</sub> = 0°C	2.2 V	986	986±5%	mV
		3 V	986	986±5%	
T <sub>CSENSOR</sub> <sup>†</sup>	ADC10ON = 1, INCH = 0Ah	2.2 V	3.55	3.55±3%	mV/°C
		3 V	3.55	3.55±3%	
t <sub>SENSOR(sample)</sub> <sup>†</sup> Sample time required if channel 10 is selected (see Note 2)	ADC10ON = 1, INCH = 0Ah, Error of conversion result ≤ 1 LSB	2.2 V	30		μs
		3 V	30		
I <sub>VMID</sub> Current into divider at channel 11	ADC10ON = 1, INCH = 0Bh, (see Note 3)	2.2 V		NA	μA
		3 V		NA	
V <sub>MID</sub> V <sub>CC</sub> divider at channel 11	ADC10ON = 1, INCH = 0Bh, V <sub>MID</sub> is ~0.5 x V <sub>CC</sub>	2.2 V	1.1	1.1±0.04	V
		3 V	1.5	1.5±0.04	
t <sub>ON(VMID)</sub> On-time if channel 11 is selected (see Note 4)	ADC10ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB	2.2 V		NA	ns
		3 V		NA	

<sup>†</sup> Not production tested, limits characterized

<sup>‡</sup> Not production tested, limits verified by design

- NOTES: 1. The sensor current I<sub>SENSOR</sub> is consumed if (ADC10ON = 1 and V<sub>REFON</sub>=1), or (ADC10ON=1 and INCH=0Ah and sample signal is high). Therefore it includes the constant current through the sensor and the reference.
2. The typical equivalent impedance of the sensor is 51 kΩ. The sample time needed is the sensor-on time t<sub>SENSOR(ON)</sub>
3. No additional current is needed. The V<sub>MID</sub> is used during sampling.
4. The on-time t<sub>ON(VMID)</sub> is identical to sampling time t<sub>Sample</sub>; no additional on time is needed.

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

**electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)**

## JTAG, program memory and fuse


PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$f_{(TCK)}$	TCK frequency, JTAG/test (see Note 3)	$V_{CC} = 2.2\text{ V}$	dc		5	MHz
		$V_{CC} = 3\text{ V}$	dc		10	
$V_{CC(FB)}$	Supply voltage during fuse blow condition	$T_A = 25^\circ\text{C}$	2.5			V
$V_{(FB)}$	Fuse blow voltage (see Notes 1 and 2)		6		7	V
$I_{(FB)}$	Supply current on TEST during fuse blow (see Note 2)				100	mA
$t_{(FB)}$	Time to blow the fuse (see Note 2)				1	ms
$I_{(DD-PGM)}$	Current during program cycle (see Note 4)	$V_{CC} = 2.7\text{ V}/3.6\text{ V}$		3	5	mA
$I_{(DD-ERASE)}$	Current during erase cycle (see Note 4)	$V_{CC} = 2.7\text{ V}/3.6\text{ V}$		3	7	mA
$t_{(retention)}$	Write/erase cycles		$10^4$	$10^5$		
	Data retention $T_J = 25^\circ\text{C}$		100			Year

- NOTES:
1. The power source to blow the fuse is applied to TEST pin.
  2. Once the JTAG fuse is blown, no further access to the MSP430 JTAG/test feature is possible. The JTAG block is switched to bypass mode.
  3.  $f_{(TCK)}$  may be restricted to meet the timing requirements of the module selected.
  4. Duration of the program/erase cycle is determined by  $f_{(FTG)}$  applied to the flash timing controller. It can be calculated as follows:  
 $t_{(word\ write)} = 35 \times 1/f_{(FTG)}$   
 $t_{(block\ write,\ byte\ 0)} = 30 \times 1/f_{(FTG)}$   
 $t_{(block\ write\ byte\ 1 - 63)} = 20 \times 1/f_{(FTG)}$   
 $t_{(block\ write\ end\ sequence)} = 6 \times 1/f_{(FTG)}$   
 $t_{(mass\ erase)} = 5297 \times 1/f_{(FTG)}$   
 $t_{(segment\ erase)} = 4819 \times 1/f_{(FTG)}$

## APPLICATION INFORMATION

### input/output schematic

#### Port P1, P1.0 to P1.3, input/output with Schmitt-trigger



NOTE: x = Bit/identifier, 0 to 3 for port P1

PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P1Sel.0	P1DIR.0	P1DIR.0	P1OUT.0	ADC10CLK	P1IN.0	TACLK <sup>†</sup>	P1IE.0	P1IFG.0	P1IES.0
P1Sel.1	P1DIR.1	P1DIR.1	P1OUT.1	Out0 signal <sup>†</sup>	P1IN.1	CC10A <sup>†</sup>	P1IE.1	P1IFG.1	P1IES.1
P1Sel.2	P1DIR.2	P1DIR.2	P1OUT.2	Out1 signal <sup>†</sup>	P1IN.2	CC11A <sup>†</sup>	P1IE.2	P1IFG.2	P1IES.2
P1Sel.3	P1DIR.3	P1DIR.3	P1OUT.3	Out2 signal <sup>†</sup>	P1IN.3	CC12A <sup>†</sup>	P1IE.3	P1IFG.3	P1IES.3


<sup>†</sup> Signal from or to Timer\_A

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

## APPLICATION INFORMATION

### Port P1, P1.4 to P1.7, input/output with Schmitt-trigger and in-system access features




PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P1Sel.4	P1DIR.4	P1DIR.4	P1OUT.4	SMCLK	P1IN.4	unused	P1IE.4	P1IFG.4	P1IES.4
P1Sel.5	P1DIR.5	P1DIR.5	P1OUT.5	Out0 signal†	P1IN.5	unused	P1IE.5	P1IFG.5	P1IES.5
P1Sel.6	P1DIR.6	P1DIR.6	P1OUT.6	Out1 signal†	P1IN.6	unused	P1IE.6	P1IFG.6	P1IES.6
P1Sel.7	P1DIR.7	P1DIR.7	P1OUT.7	Out2 signal†	P1IN.7	unused	P1IE.7	P1IFG.7	P1IES.7

† Signal from or to Timer\_A

## APPLICATION INFORMATION

### Port P2, P2.0 to P2.2, input/output with Schmitt-trigger



NOTE:  $0 \leq x \leq 2$

PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.0	P2DIR.0	P2DIR.0	P2OUT.0	ACLK <sup>†</sup>	P2IN.0	unused	P2IE.0	P2IFG.0	P1IES.0
P2Sel.1	P2DIR.1	P2DIR.1	P2OUT.1	V <sub>SS</sub>	P2IN.1	INCLK <sup>†</sup>	P2IE.1	P2IFG.1	P1IES.1
P2Sel.2	P2DIR.2	P2DIR.2	P2OUT.2	OUT0 signal <sup>†</sup>	P2IN.2	CCI0B <sup>†</sup>	P2IE.2	P2IFG.2	P1IES.2


<sup>†</sup> Timer\_A

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

## APPLICATION INFORMATION

### Port P2, P2.3 to P2.4, input/output with Schmitt-trigger



PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.3	P2DIR.3	P2DIR.3	P2OUT.3	Out1 signal <sup>†</sup>	P2IN.3	CC1B <sup>†</sup>	P2IE.3	P2IFG.3	P1IES.3
P2Sel.4	P2DIR.4	P2DIR.4	P2OUT.4	Out2 signal <sup>†</sup>	P2IN.4	Unused	P2IE.4	P2IFG.4	P1IES.4

**Figure 10: P2.5 Pad Logic Diagram**

The diagram illustrates the internal logic of the P2.5 pad, showing the flow of signals from external inputs through various logic blocks to the final output P2.5/ROSC.

**Inputs and Signals:**

- P2SEL.5
- P2DIR.5
- Direction Control From Module
- P2OUT.5
- Module X OUT
- P2IN.5
- Module X IN
- P2IRQ.5
- P2IE.5
- P2IFG.5
- P2IES.5
- DCOR
- P2SEL.5
- VCC

**Logic Blocks and Components:**

- Pad Logic:** A dashed box containing several logic gates (AND, OR, NOT) that process the direction control and output signals.
- Bus Keeper:** A dashed box containing two inverters that maintain the signal level on the P2.5 line.
- Interrupt Edge Select:** A block that selects the edge for the interrupt flag based on P2IES.5 and DCOR.
- Interrupt Flag:** A block that sets the interrupt flag (Q) based on the output of the Interrupt Edge Select and P2IFG.5.
- DC Generator:** A block that generates a DC signal based on the output of the Pad Logic and the DCOR signal.

**Output:** The final output of the pad is P2.5/ROSC, which is connected to the P2.5 pin.

**NOTE:** DCOR: Control bit from Basic Clock Module if it is set, P2.5 Is disconnected from P2.5 pad

NOTE: DCOR: Control bit from Basic Clock Module if it is set, P2.5 Is disconnected from P2.5 pad


31

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

## APPLICATION INFORMATION

### Port P2, unbonded bits P2.6 and P2.7




NOTE: x = Bit/identifier, 6 to 7 for port P2 without external pins

P2Sel.x	P2DIR.x	DIRECTION CONTROL FROM MODULE	P2OUT.x	MODULE X OUT	P2IN.x	MODULE X IN	P2IE.x	P2IFG.x	P2IES.x
P2Sel.6	P2DIR.6	P2DIR.6	P2OUT.6	V <sub>SS</sub>	P2IN.6	unused	P2IE.6	P2IFG.6	P2IES.6
P2Sel.7	P2DIR.7	P2DIR.7	P2OUT.7	V <sub>SS</sub>	P2IN.7	unused	P2IE.7	P2IFG.7	P2IES.7

NOTE: Unbonded bits 6 and 7 of port P2 can be used as interrupt flags. Only software can affect the interrupt flags. They work as software interrupts.

## APPLICATION INFORMATION

port P3, P3.0, P3.6 and P3.7 input/output with Schmitt-trigger



NOTE: x (0,6,7)

PnSel.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P3Sel.0	P3DIR.0	V <sub>SS</sub>	P3OUT.0	V <sub>SS</sub>	P3IN.0	STE0†
P3Sel.6	P3DIR.1	P3DIR.6	P3OUT.6	V <sub>SS</sub>	P3IN.6	Unused
P3Sel.7	P3DIR.2	P3DIR.7	P3OUT.7	V <sub>SS</sub>	P3IN.7	Unused


† USART0

# MSP430x11x2, MSP430x12x2 MIXED SIGNAL MICROCONTROLLER


SLAS361B – JANUARY 2002 – REVISED MARCH 2003

## APPLICATION INFORMATION

### port P3, P3.1 input/output with Schmitt-trigger




### port P3, P3.2, input/output with Schmitt-trigger




## APPLICATION INFORMATION

### port P3, P3.3, input/output with Schmitt-trigger



NOTE: UART mode: The UART clock can only be an input. If UART mode and UART function are selected, the P3.3/UCLK0 is always an input.  
 SPI, slave mode: The clock applied to UCLK0 is used to shift data in and out.  
 SPI, master mode: The clock to shift data in and out is supplied to connected devices on pin P3.3/UCLK0 (in slave mode).

### port P3, P3.4, and P3.5 input/output with Schmitt-trigger



PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN
P3Sel.4	P3DIR.4	V <sub>CC</sub>	P3OUT.4	UTXD0 <sup>†</sup>	P3IN.4	Unused
P3Sel.5	P3DIR.5	V <sub>SS</sub>	P3OUT.5	V <sub>SS</sub>	P3IN.5	URXD0 <sup>‡</sup>

<sup>†</sup> Output from USART0 module

<sup>‡</sup> Input to USART0 module

## APPLICATION INFORMATION


### JTAG fuse check mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current,  $I_{TF}$ , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is taken back low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see Figure 10). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).



**Figure 10. Fuse Check Mode Current, MSP430F11x2, MSP430F12x2**

The JTAG pins are terminated internally, and therefore do not require external termination.

#### NOTE:


The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader access key is used. Also, see the *bootstrap loader* section for more information.

**MECHANICAL DATA**

**DW (R-PDSO-G\*\*)**

**PLASTIC SMALL-OUTLINE PACKAGE**

**16 PINS SHOWN**



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MS-013


MSP430x11x2, MSP430x12x2  
MIXED SIGNAL MICROCONTROLLER

SLAS361B – JANUARY 2002 – REVISED MARCH 2003

PW (R-PDSO-G\*\*)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



PINS ** DIM	8	14	16	20	24	28
A MAX	3,10	5,10	5,10	6,60	7,90	9,80
A MIN	2,90	4,90	4,90	6,40	7,70	9,60

4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
D. Falls within JEDEC MO-153