

No. KS-83C078

SHARP CORPORATION

**ORIGINAL**

## TECHNICAL LITERATURE

FOR

LCD Driver LSI

MODEL NO. L H 5 0 0 6 A

DATE September 24, 1983

\*\* The technical literature is subject to be changed without notice \*\*

# **SHARP CORPORATION**

## **ELECTRONIC COMPONENTS GROUP**

**SHARP**


## 1. General Description


The LH5006A is a LCD driver LSI fabricated with a CMOS silicon-gate process. It contains 2 sets of 20-stage bidirectional shift registers (SR1 ~ SR20, SR21 ~ SR40), 2 sets of 20-bit latches (LT1 ~ LT20, LT21 ~ LT40) and 2 sets of 20-circuit LCD drivers (Ch1 = LD1 ~ LD20 , Ch2 = LD21 ~ LD40). The LH-5006 converts serial input data for display pattern into parallel output data and generates an LCD-On or LCD-Off signal waveform according to the content of the output data, "1" or "0". Interconnection of the external pins (DL1, DR1, DL2 and DR2) may allow 2 sets of bidirectional shift registers to be connected in series. Ch1 20-circuits out of the LCD driver circuits are used exclusively to drive segment signals, while Ch2 20-circuits, to drive both segment signals and common signals.

## 2. Features

- o CMOS process
- o 2 sets of 20-stage bidirectional shift registers, 2 sets of 20-bit latches, and 2 sets of 20-circuit LCD drivers (Ch1 = LD1 ~ LD20 exclusive for segment signals: Ch2 = LD21 ~ LD40 switchable to drive either of segment signals or common signals)
- o 60-pin flat package

## 3. System Configuration



**SHARP****4. Pin Assignment and Pin Names****4.1. Pin Assignment**

## 4.2 Pin Names

Pin No.	Power Supply	Input	Output	Pin No.	Power Supply	Input	Output
1		V <sub>5</sub>		31			Y <sub>13</sub>
2		V <sub>6</sub>		32			Y <sub>12</sub>
3			Y <sub>40</sub>	33			Y <sub>11</sub>
4			Y <sub>39</sub>	34			Y <sub>10</sub>
5			Y <sub>38</sub>	35			Y <sub>9</sub>
6			Y <sub>37</sub>	36			Y <sub>8</sub>
7			Y <sub>36</sub>	37			Y <sub>7</sub>
8	V <sub>SS(GND)*</sub>			38	V <sub>SS(GND)*</sub>		
9			Y <sub>35</sub>	39			Y <sub>6</sub>
10			Y <sub>34</sub>	40			Y <sub>5</sub>
11			Y <sub>33</sub>	41			Y <sub>4</sub>
12			Y <sub>32</sub>	42			Y <sub>3</sub>
13			Y <sub>31</sub>	43			Y <sub>2</sub>
14			Y <sub>30</sub>	44			Y <sub>1</sub>
15			Y <sub>29</sub>	45	V <sub>ee</sub> (-17V)		
16			Y <sub>28</sub>	46		CL1	
17			Y <sub>27</sub>	47		CL2	
18			Y <sub>26</sub>	48	V <sub>dd</sub> (-5)		
19			Y <sub>25</sub>	49		DL1	
20			Y <sub>24</sub>	50		DR1	
21			Y <sub>23</sub>	51		DL2	
22			Y <sub>22</sub>	52		DR2	
23			Y <sub>21</sub>	53		M	
24			Y <sub>20</sub>	54		SHL1	
25			Y <sub>19</sub>	55		SHL2	
26			Y <sub>18</sub>	56		FCS	
27			Y <sub>17</sub>	57		V <sub>1</sub>	
28			Y <sub>16</sub>	58		V <sub>2</sub>	
29			Y <sub>15</sub>	59		V <sub>3</sub>	
30			Y <sub>14</sub>	60		V <sub>4</sub>	

\* V<sub>SS(GND)</sub> may be connected to either of No.8 or No.38 pin  
because both pins are interconnected in the LSI.

**SHARP****5. Pin Functions**

Parameter	I/O	Function													
Vdd		Power supply to logic (-5V)													
Vee		Power supply to LCD driver (-17V)													
Vss		GND pin (common to logic and LCD driver)													
Y <sub>1</sub> ~ Y <sub>20</sub>	Output	Ch1 LCD driver output													
Y <sub>21</sub> ~ Y <sub>40</sub>	Output	Ch2 LCD driver output													
V <sub>1</sub> , V <sub>2</sub>	Input	Voltage level (selected) inputs for LCD driver													
V <sub>3</sub> , V <sub>4</sub>	Input	Voltage level (non-selected) inputs for LCD driver of CH1													
V <sub>5</sub> , V <sub>6</sub>	Input	Voltage level (non-selected) inputs for LCD driver of CH2													
SHL1	Input	Selection of Ch1 data shift direction													
		<table border="1"> <tr> <th>SHL1</th> <th>DL1</th> <th>DR1</th> <th>Shift Direction</th> </tr> <tr> <td>"L"</td> <td>IN</td> <td>OUT</td> <td>SRI → SR20</td> </tr> <tr> <td>"H"</td> <td>OUT</td> <td>IN</td> <td>SR20 → SRI</td> </tr> </table>		SHL1	DL1	DR1	Shift Direction	"L"	IN	OUT	SRI → SR20	"H"	OUT	IN	SR20 → SRI
SHL1	DL1	DR1	Shift Direction												
"L"	IN	OUT	SRI → SR20												
"H"	OUT	IN	SR20 → SRI												
SHL2	Input	Selection of Ch2 data shift direction													
		<table border="1"> <tr> <th>SHL2</th> <th>DL2</th> <th>DR2</th> <th>Shift Direction</th> </tr> <tr> <td>"L"</td> <td>IN</td> <td>OUT</td> <td>SR21 → SR40</td> </tr> <tr> <td>"H"</td> <td>OUT</td> <td>IN</td> <td>SR40 → SR21</td> </tr> </table>		SHL2	DL2	DR2	Shift Direction	"L"	IN	OUT	SR21 → SR40	"H"	OUT	IN	SR40 → SR21
SHL2	DL2	DR2	Shift Direction												
"L"	IN	OUT	SR21 → SR40												
"H"	OUT	IN	SR40 → SR21												
DLL, DR1	I/O	Ch1 input and output													
DL2, DR2	I/O	Ch2 input and output													

SHARP

Parameter	I/O	Function																							
FCS	Input	Ch2 mode selection																							
		<table border="1"> <tr> <td>FCS</td><td>Mode</td></tr> <tr> <td>"H"</td><td>Common signal drive mode</td></tr> <tr> <td>"L"</td><td>Segment signal drive mode</td></tr> </table>		FCS	Mode	"H"	Common signal drive mode	"L"	Segment signal drive mode																
FCS	Mode																								
"H"	Common signal drive mode																								
"L"	Segment signal drive mode																								
M	Input	LCD driver clock																							
		<table> <tr> <td colspan="2">Common signal drive mode</td><td colspan="2">Segment signal drive mode</td></tr> <tr> <td>M</td><td>Display-On</td><td>Display-Off</td><td>M</td><td>Display-On</td><td>Display-Off</td></tr> <tr> <td>"H"</td><td>V<sub>2</sub></td><td>V<sub>6</sub></td><td>"H"</td><td>V<sub>1</sub></td><td>V<sub>5</sub></td></tr> <tr> <td>"L"</td><td>V<sub>1</sub></td><td>V<sub>5</sub></td><td>"L"</td><td>V<sub>2</sub></td><td>V<sub>6</sub></td></tr> </table>		Common signal drive mode		Segment signal drive mode		M	Display-On	Display-Off	M	Display-On	Display-Off	"H"	V <sub>2</sub>	V <sub>6</sub>	"H"	V <sub>1</sub>	V <sub>5</sub>	"L"	V <sub>1</sub>	V <sub>5</sub>	"L"	V <sub>2</sub>	V <sub>6</sub>
Common signal drive mode		Segment signal drive mode																							
M	Display-On	Display-Off	M	Display-On	Display-Off																				
"H"	V <sub>2</sub>	V <sub>6</sub>	"H"	V <sub>1</sub>	V <sub>5</sub>																				
"L"	V <sub>1</sub>	V <sub>5</sub>	"L"	V <sub>2</sub>	V <sub>6</sub>																				
CL1	Input	Data latch clock																							
CL2	Input	Data shift clock																							

## 6. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Applied Voltage*(Logic)	Vdd	+0.3 ~ -7.0	V
Applied Voltage*(LCD Driver)	Vee	+0.3 ~ -20.0	V
Input Voltage*	Vt	+0.3 ~ Vdd - 0.3	V
Operating Temperature Range	Topr	-20 ~ +70	°C
Storage Temperature Range	Tstg	-55 ~ +150	°C

\* Maximum voltage on any pin with respect to VSS

## 7. Electrical Characteristics

### 7.1 DC Characteristics

V<sub>SS</sub>=0V, V<sub>dd</sub>=-5V±5%, V<sub>ee</sub>=-17V±1V, Ta=-20°C ~ +70°C


Parameter	Symbol	Ratings			Unit	Conditions
		MIN.	TYP.	MAX.		
Input "LOW" Voltage	V <sub>IL</sub>			-3.5	V	
Input "HIGH" Voltage	V <sub>IH</sub>	-1.5			V	
Output "LOW" Voltage	V <sub>OL</sub>			V <sub>dd</sub> +0.4	V	I <sub>OL</sub> = 0.4mA
Output "HIGH" Voltage	V <sub>OH</sub>	-0.4			V	I <sub>OH</sub> = 0.4mA
Voltage Drop between V <sub>i</sub> and Y <sub>1</sub>	V <sub>d1</sub>			1.1	V	When 1 mA current flows into one of the pins Y <sub>1</sub> through Y <sub>40</sub>
Voltage Drop between V <sub>i</sub> and Y <sub>1</sub>	V <sub>d2</sub>			1.5	V	When 0.2 mA current flows into each of pins Y <sub>1</sub> through Y <sub>40</sub>
Input Leakage Current	I <sub>L1</sub>			5.0	μA	
Output Leakage Current	I <sub>LO</sub>			10.0	μA	
Logic Current Dissipation	I <sub>LOG</sub>			3.0	mA	Logic clock 1.6MHz
LCD Driver Current Dissipation	I <sub>DRV</sub>			10.0	μA	LCD Driver Clock 1kHz

SHARP

## 7.2 AC Characteristics


$V_{ss}=0V$ ,  $V_{dd}=-5V \pm 5\%$ ,  $V_{ee}=-17V \pm 1V$   
 $T_a = -20^\circ C \sim +70^\circ C$

Parameter	Symbol	Conditions	Ratings		Unit	Application Pins
			Min.	Max.		
High Level Clock Width	$t_{CWH}$		250		nS	CL1, CL2
Low Level Clock Width	$t_{CWL}$		250		nS	CL2
Data Setup Time	$t_{SU}$		7.0		nS	DL1, DR1, DL2, DR2
Clock Setup Time (CL2 → CL1)	$t_{SL}$		200		nS	CL1, CL2
Clock Setup Time (CL1 → CL2)	$t_{LS}$		200		nS	CL1, CL2
Output Delay Time	$t_{pd}$	$CL = 15(pF)$		180	nS	DL1, DR1, DL2, DR2
Clock Rise and Fall Times	$t_{ct}$			50	nS	CL1, CL2



**SHARP**



## AC characteristics test circuit




## 7-3. Pin capacitance

(Ta = 25°C, f = 1MHz)

Parameter	Symbol	Rating			Unit	Applicable pin
		MIN.	TYP.	MAX.		
Input capacitance (LCD driver voltage)	C <sub>i1</sub>			18	pF	V <sub>1</sub> , V <sub>2</sub> , V <sub>3</sub> V <sub>4</sub> , V <sub>5</sub> , V <sub>6</sub>
Input capacitance (control signal)	C <sub>i2</sub>			5	pF	CL1, CL2, M, SHL1 SHL2, FCS
Input/output capacitance	C <sub>io</sub>			8	pF	DL1, DR1, DL2, DR2
Output capacitance	C <sub>o</sub>			6	pF	Y <sub>i</sub> , i = 1 ~ 40



Horizontal tolerance



Vertical tolerance

適用機種 APPLICABLE MODEL		尺寸 SCALE		单位 UNIT	△ 改打日期 REVISION DATE	△ 改打記錄 REVISE HISTORY	△ 現行 CHARGE
	LH5006A	5/1	1 = 1/1 MM				
板厚 THICKNESS	1.5 PIECES	材质 MATERIAL	表面 FINISH	名稱 NAME			
		Sputtering		FPT60AP			
日付 DATE	50. 7. 10						
设计 DESIGN	画图 DRAW	重绘 TRACE	检查 CHECK	批准 APPROVE	株式会社シャープ電子部品事業本部 Integrated Circuits Div.		DRAWING NO.
					SHARP CORPORATION		AA655-129