

Errata SLAZ663E–October 2015–Revised December 2016

MSP430FR2532 Device Erratasheet

1 Revision History

 \checkmark The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev A
ADC50	\checkmark
ADC63	\checkmark
CPU21	~
CPU22	<
CPU40	\checkmark
CPU46	\checkmark
EEM23	\checkmark
PORT28	~
USCI42	\checkmark
USCI45	\checkmark

1



www.ti.com

2 Package Markings

QFN (RGE), 24 Pin

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

2



www.ti.com

3 Detailed B	Bug Description	
ADC50	ADC Module	
Function	Erroneous ADC conversion result for internal temperature sensor in LPM3 mode	
Description	When ACLK is used as ADC clock source and device is in LPM3 mode while sampling the on-chip temperature sensor, the ADC may generate erroneous conversion results.	
Workaround	1) Use SMCLK or MODCLK as the ADC clock source. A 100us sampling time is required if triggering ADC conversion from LPM3.	
	OR	
	2) Use LPM0 or Active Mode.	
ADC63	ADC Module	
Function	ADCHI/ADCLO may be reset unexpectedly when ADCCTL2 high byte is written byte- wise	
Description	ADCHI/ADCLO may be reset unexpectedly when ADCCTL2 high byte is written byte- wise.	
Workaround	Write to ADCCTL2 high byte in word-wise method.	
CPU21	CPUXv2 Module	
Function	Using POPM instruction on Status register may result in device hang up	
Description	When an active interrupt service request is pending and the POPM instruction is used to set the Status Register (SR) and initiate entry into a low power mode , the device may hang up.	
Workaround	None. It is recommended not to use POPM instruction on the Status Register.	
	Refer to the table below for compiler-specific fix implementation information.	

IDE/Compiler	Version Number	Notes
IAR Embedded Workbench	Not affected	
TI MSP430 Compiler Tools (Code Composer Studio)	v4.0.x or later	User is required to add the compiler or assembler flag option below. silicon_errata=CPU21
MSP430 GNU Compiler (MSP430-GCC)	MSP430-GCC 4.9 build 167 or later	

CPU22 CPUXv2 Module

Indirect addressing mode with the Program Counter as the source register may produce Function unexpected results

When using the indirect addressing mode in an instruction with the Program Counter Description (PC) as the source operand, the instruction that follows immediately does not get executed.

For example in the code below, the ADD instruction does not get executed.

mov @PC, R7

Detailed Bug Description

add #1h, R4

Workaround

Refer to the table below for compiler-specific fix implementation information.

IDE/Compiler	Version Number	Notes
IAR Embedded Workbench	Not affected	
TI MSP430 Compiler Tools (Code Composer Studio)	v4.0.x or later	User is required to add the compiler or assembler flag option below. silicon_errata=CPU22
MSP430 GNU Compiler (MSP430-GCC)	MSP430-GCC 4.9 build 167 or later	

CPU40 CPUXv2 Module

Function

PC is corrupted when executing jump/conditional jump instruction that is followed by instruction with PC as destination register or a data section

Description If the value at the memory location immediately following a jump/conditional jump instruction is 0X40h or 0X50h (where X = don't care), which could either be an instruction opcode (for instructions like RRCM, RRAM, RLAM, RRUM) with PC as destination register or a data section (const data in flash memory or data variable in

RAM), then the PC value is auto-incremented by 2 after the jump instruction is executed; therefore, branching to a wrong address location in code and leading to wrong program execution.

For example, a conditional jump instruction followed by data section (0140h).

@0x8012 Loop DEC.W R6

@0x8014 DEC.W R7

@0x8016 JNZ Loop

@0x8018 Value1 DW 0140h

Workaround In assembly, insert a NOP between the jump/conditional jump instruction and program code with instruction that contains PC as destination register or the data section.

Refer to the table below for compiler-specific fix implementation information.

IDE/Compiler	Version Number	Notes
IAR Embedded Workbench	IAR EW430 v5.51 or later	For the command line version add the following information Compiler:hw_workaround=CPU40 Assembler:-v1
TI MSP430 Compiler Tools (Code Composer Studio)	v4.0.x or later	
MSP430 GNU Compiler (MSP430-GCC)	Not affected	

CPU46 CPUXv2 Module

Function

4

etion POPM peforms unexpected memory access and can cause VMAIFG to be set

Description When the POPM assembly instruction is executed, the last Stack Pointer increment is followed by an unintended read access to the memory. If this read access is performed on vacant memory, the VMAIFG will be set and can trigger the corresponding interrupt (SFRIE1.VMAIE) if it is enabled. This issue occurs if the POPM assembly instruction is



www.ti.com

Workaround

	libraries are memory bore	not impacted by this bug. To ensure that POPM is never executed up to the der of the STACK when using assembly it is recommended to either			
	1. Initialize th	ne SP to			
	a. TOP of STACK - 4 bytes if POPM.A is used				
	b. TOP of S [−]	FACK - 2 bytes if POPM.W is used			
	OR				
	2. Use the P operation us	OPM instruction for all but the last restore operation. For the the last restore e the POP assembly instruction instead.			
	For instance	For instance, instead of using:			
	POPM.W #5,1	R13			
	Use:				
	POPM.W #4,1 POP.W R13	R12			
EEM23	EEM Modul	e			
Function	EEM triggers incorrectly when modules using wait states are enabled				
Description	When modul mode) are e counter valu breakpoint fu	es using wait states (USB, MPY, CRC and FRAM controller in manual nabled, the EEM may trigger incorrectly. This can lead to an incorrect profile e or cause issues with the EEMs data watch point, state storage, and unctionality.			
Workaround	None.				
	NOTE:	This erratum affects debug mode only.			
PORT28	PORT Modu	ıle			
Function	Pull-down resistor of TEST/SBWTCK pin				
Description	The device's internal pull-down resistor on the TEST/SBWTCK pin gets disabled if the SYS control bit SFRRPCR.SYSRSTRE is cleared. This can lead to increased current consumption and unintentionally-enabled JTAG access to the device.				
Workaround	 Do not clear the SFRRPCR.SYSRSTRE bit, use the SFRRPCR.SYSRSTRUP bi define direction of the internal resistor on RST/NMI/SBWTDIO pin instead. 				
	OR				
	2) Ensure a external com	zero voltage level of TEST/SBWTCK pin by connecting the pin to an ponent (e.g. external pull-down resistor) on the PCB.			

If the user is utilizing C, they will not be impacted by this issue. All TI/IAR/GCC pre-built

performed up to the top of the STACK.

USCI42 eUSCI Module

UART asserts UCTXCPTIFG after each byte in multi-byte transmission

Detailed Bug Description

5



Detailed Bug Description	www.ti.com	
Description	UCTXCPTIFG flag is triggered at the last stop bit of every UART byte transmission, independently of an empty buffer, when transmitting multiple byte sequences via UART. The erroneous UART behavior occurs with and without DMA transfer.	
Workaround	None.	
USCI45	eUSCI Module	
Function	Unexpected SPI clock stretching possible	
Description	In rare cases, during SPI communication, the clock high phase of the first data bit may be stretched significantly. The SPI operation completes as expected with no data loss. This issue only occurs when the USCI SPI module clock (UCxCLK) is asynchronous to the system clock (MCLK).	
Workaround	Ensure that the USCI SPI module clock (UCxCLK) and the CPU clock (MCLK) are synchronous to each other.	

TEXAS INSTRUMENTS

www.ti.com

4 Document Revision History

Changes from device specific erratasheet to document Revision A.

- 1. Device name changed from "XMS" to "MSP430"
- Changes from document Revision A to Revision B.
- 1. Errata ADC63 was added to the errata documentation.

Changes from document Revision B to Revision C.

1. Errata USCI42 was added to the errata documentation.

Changes from document Revision C to Revision D.

1. Errata CPU46 was added to the errata documentation.

Changes from document Revision D to Revision E.

- 1. CPU21 was added to the errata documentation.
- 2. USCI45 was added to the errata documentation.
- 3. CPU22 was added to the errata documentation.
- 4. Workaround for CPU40 was updated.
- 5. Workaround for CPU46 was updated.

Document Revision History

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconn	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated