Wanted: Method for Data Sharing among Processors in an Automobile

- Don't know number of processors ahead of time
- Want number of wires between processors to be minimized in order to keep cabling small
- Must be resistant to electrical noise.
- The Controller Area Network (CAN) standard was developed to address this problem
 - ISO-11898 standard define electrical signaling levels to be used for CAN implementation in an automobile.

Data Transfer

• Goal: Transfer of data between one or more processors



Definition: Bandwidth

t = transfer interval



Data is typically transferred in fixed time intervals, whose length is agreed upon by both CPUs.

Bandwidth = amount of data/ time interval

I.E. If four bytes (1 byte = 8 bits) transferred each microsecond (1 us = 1 e-6s), then

bandwidth = 4/1e-6 = 4/.00001 = 4,000,000 byte/second

Definition: Clock Signal

Clock: A periodic signal used to measure time.



duty cycle - ratio of pulse width to period (in %) duty cycle = P_w / τ

millisecond (ms)	Kilohertz (KHz)
10 ⁻³	10 ³
microsecond (µs)	Megahertz (MHz)
10 ⁻⁶	10 ⁶
nanosecond (ns)	Gigahertz (GHz)
10 ⁻⁹	10 ⁹

Definition: Parallel Data Transfer

Parallel Transfer – data sent over a group of parallel wires. Typically, a clock is used for synchronization.



A 16-bit data channel is shown above. If data is transferred each rising clock edge, and clock rate is 300 MHz, then the **data transfer rate (bandwidth)** in bytes/sec is:

2 Bytes/clock period = 2 / (1/300e06)s= 2 * 300e06/s = 600e06/s= 600 MB/s (MB = MBytes) $_{V 0.3 R. Reese Mar 2006}$

Definition: Serial Data Transfer

Serial IO – data sent one bit at a time, over a single wire. A clock may or may not be used for synchronization



Question: Assuming one bit is sent each rising clock edge, how fast does the clock have to be achieve 600 MB/s?

600 MByte/s = 600 MBytes/s * 8 bits/1Byte = 4800Mb/s

Clock period = 1/4800e06 Clock Frequence = 1/clock period = 4800e06 = 4.8e09 = 4.8GHz

Example of 8-bit Data Transfer (parallel) D7 D0

Data = 0x8A (hex) = 10001010 (binary)

Parallel Transfer



8 data bits transferred on clock edge, takes 8 data lines.

Example of 8-bit Data Transfer (serial) D7 D0 Data = 0x8A (hex) = 10001010 (binary)

Serial Transfer



Parallel vs. Serial IO Used by CAN!

Parallel IO Pros/Cons

Pros: Speed, can increase bandwidth by either making data channel wider or increasing clock frequency

Cons: Expensive (wires cost money!). Short distance only – long parallel wire causes crosstalk, data corruption. Serial IO Pros/Cons

Pros: Cheap, very few wires needed. Good for long distance interconnect.

Cons: Speed; the fastest serial link will typically have lower bandwidth than the fastest parallel link. However, for long distances (meters), new fast serial IO standards (USB2, Firewire) have replaced older parallel IO standards.

Definitions:simplex vs half-duplex vs full-duplex For communication channels





duplex: 2 wires, each one unidirectional

CAN used on automobiles is **HALF-DUPLEX**, and uses **SERIAL DATA TRANSFER**.

V 0.3 R. Reese Mar 2006

Definition: Single-Ended Signaling, Noise Margin

Noise Margin: amount of noise that can be injected into signal without suffering corruption. CMOS, Vdd= 5 V



Voltage



Differential signaling uses two wires to transmit a value. Voltage difference between two wires is the logic '1' or logic '0'. **Common-mode** noise is noise injected into both wires, this is subtracted out at the receiver (is said to be *rejected*).

Copyright Thomson/Delmar Learning 2005. All Rights Reserved.

CAN Interconnect



Copyright Thomson/Delmar Learning 2005. All Rights Reserved.

CAN Signaling



Dominant CANH - CANL > +1.5 V Recessive CANH - CANL < +0.5 V

Absolute DC voltage level -3 V to +32 V

Nominal values

Copyright Thomson/Delmar Learning 2005. All Rights Reserved.

Only TWO wires are used to transmit information.

A common ground wire is not used, so absolute DC voltage levels between systems can vary widely.

Differential signaling makes transmission more noise-resistant. V 0.3 R. Reese Mar 2006 15

Connecting multiple processors



How do we connect multiple processors?

Point-to-Point



Dedicated wires between every CPU.

Impractical, too costly.

Definition: Bus

Bus: A common communication channel between multiple processors.



Definition: Transaction

Transaction: Exchange of data between one transmitter and one or more recipients.

Data that is transferred must somehow identify the recipient. This is called *addressing*.

Bus Addressing



One method is to explicitly NAME each receiver with a unique identifier.

Message contains identifier of recipient.

This is NOT USED within CAN.

Copyright Thomson/Delmar Learning 2005. All Rights Reserved.

Addressing in CAN

CAN assigns each MESSAGE an identifier.

A processor then monitors the bus, and determines which MESSAGES it wants to receive.

CPU #0 may send messages with identifiers 30, 100, 46.

CPU #1 may elect to receive messages with identifiers of 30 and 46.

CPU #2 may elect to only receive messages with an identifier of 100.

Identifiers in CAN are 11 bits long, giving 2048 unique message identifiers ($2^{11} = 2048$)

Why is addressing in CAN done this way?

Most data on the CAN in an automobile consists of **SENSOR** data that is **periodically** sent by a processor.

I.E. The engine processor periodically sends out information about oil temperature, engine RPMs, etc.

The Anti-Lock-Brake (ABS) system will periodically transmit information about each wheel speed.

Other systems in the car monitor the bus for these messages, and elect whether or not to receive this information.

In this way, a processor does not have to know ahead of time which other processors may be interested in its data!

A CAN Message



Data packet can contain up to 64 bits. All data in all fields sent most significant bit first.

Arbitration field contains the message identifier.

Control field includes the message length.

CRC (Cyclic Redundancy Check) field is used to detect a transmission error in the message. It is a checksum that is computed based upon the Arbitration, Control, and Data fields. $V_{0.3 \text{ R. Reese Mar 2006}}$

Copyright Thomson/Delmar Learning 2005. All Rights Reserved.

Definitions: Multi-Master and Arbitration

A *Multi-Master* bus allows any processor on the bus to initiate a transaction.

The CAN is multi-master.

In a multi-master bus, must have some *arbitration* method when multiple processors attempt to access the bus simultaneously.

The arbitration method selects a WINNER that will be allowed to transmit its message.

Arbitration Methods



CAN uses a form of CSMA/CD.

Arbitration in CAN

On the CAN bus, a logic '0' is DOMINANT, a logic '1' is RECESSIVE. This means that a logic '0' overwrites a logic '1' if both transmitted simultaneously.

When two transmitters access the bus simultaneously, both begin sending the message ID.

Both transmitters LISTEN to the bus and compare the received data against what they are transmitting. If there is a DIFFERENCE, then the processor stops sending.

The message ID with the *lower numerical value* wins.

Arbitration in CAN (cont)

CPU #0 sends message with ID: 235 (0x0EB = 00011101011) CPU #1 sends message with ID: 136 (0x088) = 00010001000)

 CPU #0 transmits:
 0
 0
 1
 1

 CPU #1 transmits:
 0
 0
 0
 1
 0
 0
 1
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0

CPU #0 detects difference in what it sent and what CAN bus contains, stops sending. CPU #1 wins the arbitration, NO TIME IS LOST! Messages IDs with lower numerical value have higher priority.

Data Rates in CAN

All processors must agree on the bit signaling interval.

Bit data rate is 1/ (bit signaling interval).

Maximum data rate is dependent upon electronics used to drive signals.

Upper data rate is typically 1 Mbs (1 Million bits per second).

Clock Synchronization in CAN

Problem: Each CPU has its own clock for measuring time.

Even though each CPU is using a clock of the same frequency, the clocks can be out of phase (clock edges are not aligned), and have minor frequency differences.

How can we correct these clocks (i.e, SYNCHRONIZE the clocks?).

Use a technique known as *BIT STUFFING* along with a *Phase-Locked Loop* to synchronize clocks.



For a PLL to work correctly, the input data must have a guaranteed *TRANSITION density*, i.e., must change voltage states within a minimum time interval.

CAN Bit Stuffing



If transmitter detects FIVE consecutive bits of the same value in bitstream, then complement is STUFFED into bit stream.

Keeps PLL synchronized to bit stream, aids in error detection.

Receiver DESTUFFs the bit stream.

Copyright Thomson/Delmar Learning 2005. All Rights Reserved.

Review of CAN Bus Characteristics

- Serial data sent one bit at a time
 - Minimizes cabling size
- Half-duplex data cannot be exchanged simultaneously between CPUs
 - Minimizes cabling size
- Differential signaling two wires used to signal a logic '1', logic '0'
 - Improves noise rejection
- Multi-master bus, arbitration is CSMA/CD
 - Do not know number of processors on bus ahead of time, so must use CSMA/CD.
 - Message ID with lower numerical value wins

V 0.3 R. Reese Mar 2006

Review of CAN Bus Characteristics (cont).

- Addressing assigns ID to each message (2048 possible IDs), does not assign an ID to each node.
 - Each node determines which messages it wants to receive
 - Allows broadcast of sensor data to multiple recipients
- CAN Messages can contain up to 64 bits (8 data bytes)
 - CRC field used for error detection.
- Bit stuffing and PLLs used for clock synchronization