## CPU08 Central Processor Unit

Reference Manual

M68HC08<br>Microcontrollers



## CPU08

Central Processor Unit
Reference Manual

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:
http://www.freescale.com/
The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

## Revision History

| Date | Revision <br> Level | Description | Page <br> Number(s) |
| :---: | :---: | :--- | :---: |
| February, <br> 2006 | 4 | Updated to meet Freescale identity guidelines. | $\mathrm{N} / \mathrm{A}$ |
|  |  | Chapter 5 Instruction Set — Corrected description of CLI instruction. | 101 |

Freescale ${ }^{T M}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
This product incorporates SuperFlash® technology licensed from SST.
© Freescale Semiconductor, Inc., 2006. All rights reserved.

CPU08 Central Processor Unit Reference Manual, Rev. 4

Revision History

## List of Chapters

Chapter 1 General Description. ..... 13
Chapter 2 Architecture ..... 15
Chapter 3 Resets and Interrupts ..... 23
Chapter 4 Addressing Modes. ..... 33
Chapter 5 Instruction Set ..... 59
Chapter 6 Instruction Set Examples ..... 155
Glossary ..... 187
Index. ..... 195

List of Chapters

## Table of Contents

## Chapter 1 <br> General Description

1.1 Introduction ..... 13
1.2 Features ..... 13
1.3 Programming Model ..... 13
1.4 Memory Space ..... 14
1.5 Addressing Modes ..... 14
1.6 Arithmetic Instructions ..... 14
1.7 Binary-Coded Decimal (BCD) Arithmetic Support ..... 14
1.8 High-Level Language Support ..... 14
1.9 Low-Power Modes ..... 14
Chapter 2 Architecture
2.1 Introduction ..... 15
2.2 CPU08 Registers ..... 15
2.2.1 Accumulator ..... 16
2.2.2 Index Register ..... 16
2.2.3 Stack Pointer ..... 17
2.2.4 Program Counter. ..... 17
2.2.5 Condition Code Register ..... 18
2.3 CPU08 Functional Description ..... 19
2.3.1 Internal Timing ..... 20
2.3.2 Control Unit ..... 20
2.3.3 Execution Unit ..... 21
2.3.4 Instruction Execution ..... 21
Chapter 3 Resets and Interrupts
3.1 Introduction ..... 23
3.2 Elements of Reset and Interrupt Processing ..... 23
3.2.1 Recognition ..... 23
3.2.2 Stacking ..... 24
3.2.3 Arbitration ..... 25
3.2.4 Masking ..... 26
3.2.5 Returning to Calling Program ..... 27
3.3 Reset Processing ..... 27
3.3.1 Initial Conditions Established ..... 28
3.3.2 CPU ..... 28
3.3.3 Operating Mode Selection ..... 28

## Table of Contents

3.3.4 Reset Sources ..... 29
3.3.5 External Reset ..... 29
3.3.6 Active Reset from an Internal Source ..... 29
3.4 Interrupt Processing ..... 29
3.4.1 Interrupt Sources and Priority ..... 30
3.4.2 Interrupts in Stop and Wait Modes ..... 31
3.4.3 Nesting of Multiple Interrupts ..... 31
3.4.4 Allocating Scratch Space on the Stack ..... 32
Chapter 4
Addressing Modes
4.1 Introduction ..... 33
4.2 Addressing Modes ..... 33
4.2.1 Inherent ..... 34
4.2.2 Immediate ..... 36
4.2.3 Direct ..... 37
4.2.4 Extended ..... 39
4.2.5 Indexed, No Offset ..... 40
4.2.6 Indexed, 8-Bit Offset ..... 40
4.2.7 Indexed, 16-Bit Offset ..... 40
4.2.8 Stack Pointer, 8-Bit Offset ..... 42
4.2.9 Stack Pointer, 16-Bit Offset ..... 42
4.2.10 Relative ..... 44
4.2.11 Memory-to-Memory Immediate to Direct ..... 45
4.2.12 Memory-to-Memory Direct to Direct ..... 45
4.2.13 Memory-to-Memory Indexed to Direct with Post Increment ..... 46
4.2.14 Memory-to-Memory Direct to Indexed with Post Increment ..... 47
4.2.15 Indexed with Post Increment ..... 48
4.2.16 Indexed, 8-Bit Offset with Post Increment ..... 49
4.3 Instruction Set Summary ..... 49
4.4 Opcode Map ..... 57
Chapter 5
Instruction Set
5.1 Introduction ..... 59
5.2 Nomenclature. ..... 59
5.3 Convention Definitions ..... 62
5.4 Instruction Set ..... 62
ADC Add with Carry ..... 63
ADD Add without Carry ..... 64
AIS Add Immediate Value (Signed) to Stack Pointer ..... 65
AIX Add Immediate Value (Signed) to Index Register ..... 66
AND Logical AND ..... 67
ASL Arithmetic Shift Left ..... 68
ASR Arithmetic Shift Right ..... 69
BCC Branch if Carry Bit Clear ..... 70
BCLR $n$ Clear Bit $n$ in Memory ..... 71
BCS Branch if Carry Bit Set ..... 72
BEQ Branch if Equal ..... 73
BGE Branch if Greater Than or Equal To ..... 74
BGT Branch if Greater Than ..... 75
BHCC Branch if Half Carry Bit Clear ..... 76
BHCS Branch if Half Carry Bit Set ..... 77
BHI Branch if Higher ..... 78
BHS Branch if Higher or Same ..... 79
BIH Branch if IRQ Pin High ..... 80
BIL Branch if $\overline{\mathrm{IRQ}}$ Pin Low ..... 81
BIT Bit Test ..... 82
BLE Branch if Less Than or Equal To ..... 83
BLO Branch if Lower ..... 84
BLS Branch if Lower or Same ..... 85
BLT Branch if Less Than ..... 86
BMC Branch if Interrupt Mask Clear ..... 87
BMI Branch if Minus. ..... 88
BMS Branch if Interrupt Mask Set ..... 89
BNE Branch if Not Equal ..... 90
BPL Branch if Plus ..... 91
BRA Branch Always ..... 92
BRA Branch Always ..... 93
BRCLR $n$ Branch if Bit $n$ in Memory Clear ..... 94
BRN Branch Never ..... 95
BRSET $n$ Branch if Bit $n$ in Memory Set. ..... 96
BSET $n$ Set Bit $n$ in Memory ..... 97
BSR Branch to Subroutine ..... 98
CBEQ Compare and Branch if Equal ..... 99
CLC Clear Carry Bit ..... 100
CLI Clear Interrupt Mask Bit ..... 101
CLR Clear. ..... 102
CMP Compare Accumulator with Memory ..... 103
COM Complement (One's Complement) ..... 104
CPHX Compare Index Register with Memory ..... 105
CPX Compare X (Index Register Low) with Memory ..... 106
DAA Decimal Adjust Accumulator ..... 107
DBNZ Decrement and Branch if Not Zero ..... 109
DEC Decrement ..... 110
DIV Divide ..... 111
EOR Exclusive-OR Memory with Accumulator ..... 112
INC Increment ..... 113
JMP Jump ..... 114
JSR Jump to Subroutine ..... 115
LDA Load Accumulator from Memory ..... 116
LDHX Load Index Register from Memory ..... 117
LDX Load X (Index Register Low) from Memory ..... 118
LSL Logical Shift Left. ..... 119
LSR Logical Shift Right ..... 120
MOV Move. ..... 121
MUL Unsigned Multiply ..... 122
NEG Negate (Two's Complement) ..... 123
NOP No Operation ..... 124
NSA Nibble Swap Accumulator ..... 125
ORA Inclusive-OR Accumulator and Memory ..... 126
PSHA Push Accumulator onto Stack ..... 127
PSHH Push H (Index Register High) onto Stack. ..... 128
PSHX Push X (Index Register Low) onto Stack ..... 129
PULA Pull Accumulator from Stack ..... 130
PULH Pull H (Index Register High) from Stack. ..... 131
PULX Pull X (Index Register Low) from Stack ..... 132
ROL Rotate Left through Carry ..... 133
ROR Rotate Right through Carry ..... 134
RSP Reset Stack Pointer ..... 135
RTI Return from Interrupt ..... 136
RTS Return from Subroutine ..... 137
SBC Subtract with Carry ..... 138
SEC Set Carry Bit ..... 139
SEI Set Interrupt Mask Bit. ..... 140
STA Store Accumulator in Memory ..... 141
STHX Store Index Register ..... 142
STOP Enable IRQ Pin, Stop Oscillator ..... 143
STX Store X (Index Register Low) in Memory ..... 144
SUB Subtract ..... 145
SWI Software Interrupt ..... 146
TAP Transfer Accumulator to Processor Status Byte ..... 147
TAX Transfer Accumulator to X (Index Register Low) ..... 148
TPA Transfer Processor Status Byte to Accumulator ..... 149
TST Test for Negative or Zero ..... 150
TSX Transfer Stack Pointer to Index Register ..... 151
TXA Transfer X (Index Register Low) to Accumulator ..... 152
TXS Transfer Index Register to Stack Pointer ..... 153
WAIT Enable Interrupts; Stop Processor ..... 154
Chapter 6
Instruction Set Examples
6.1 Introduction ..... 155
6.2 M68HC08 Unique Instructions ..... 155
6.3 Code Examples ..... 155
AIS Add Immediate Value (Signed) to Stack Pointer ..... 156
AIX Add Immediate Value (Signed) to Index Register ..... 158
BGE Branch if Greater Than or Equal To ..... 159
BGT Branch if Greater Than. ..... 160
BLE Branch if Less Than or Equal To ..... 161
BLT Branch if Less Than ..... 162
CBEQ Compare and Branch if Equal ..... 163
CBEQA Compare A with Immediate ..... 164
CBEQX Compare X with Immediate ..... 165
CLRH Clear H (Index Register High) ..... 166
CPHX Compare Index Register with Memory ..... 167
DAA Decimal Adjust Accumulator ..... 168
DBNZ Decrement and Branch if Not Zero ..... 169
DIV Divide ..... 170
LDHX Load Index Register with Memory ..... 173
MOV Move ..... 174
NSA Nibble Swap Accumulator ..... 175
PSHA Push Accumulator onto Stack ..... 176
PSHH Push H (Index Register High) onto Stack ..... 177
PSHX Push X (Index Register Low) onto Stack ..... 178
PULA Pull Accumulator from Stack ..... 179
PULH Pull H (Index Register High) from Stack ..... 180
PULX Pull X (Index Register Low) from Stack ..... 181
STHX Store Index Register ..... 182
TAP Transfer Accumulator to Condition Code Register. ..... 183
TPA Transfer Condition Code Register to Accumulator. ..... 184
TSX Transfer Stack Pointer to Index Register ..... 185
TXS Transfer Index Register to Stack Pointer ..... 186
Glossary
Glossary. ..... 187
Index
Index ..... 195

Table of Contents

## Chapter 1 General Description

### 1.1 Introduction

The CPU08 is the central processor unit (CPU) of the Motorola M68HC08 Family of microcontroller units (MCU). The fully object code compatible CPU08 offers M68HC05 users increased performance with no loss of time or software investment in their M68HC05-based applications. The CPU08 also appeals to users of other MCU architectures who need the CPU08 combination of speed, low power, processing capabilities, and cost effectiveness.

### 1.2 Features

CPU08 features include:

- Full object-code compatibility with M68HC05 Family
- 16-bit stack pointer with stack manipulation instructions
- 16-bit index register (H:X) with high-byte and low-byte manipulation instructions
- $8-\mathrm{MHz}$ CPU standard bus frequency
- 64-Kbyte program/data memory space
- 16 addressing modes
- 78 new opcodes
- Memory-to-memory data moves without using accumulator
- Fast 8 -bit by 8 -bit multiply and 16 -bit by 8 -bit divide instructions
- Enhanced binary-coded decimal (BCD) data handling
- Expandable internal bus definition for extension of addressing range beyond 64 Kbytes
- Flexible internal bus definition to accommodate CPU performance-enhancing peripherals such as a direct memory access (DMA) controller
- Low-power stop and wait modes


### 1.3 Programming Model

The CPU08 programming model consists of:

- 8-bit accumulator
- 16-bit index register
- 16-bit stack pointer
- 16-bit program counter
- 8-bit condition code register

See Figure 2-1. CPU08 Programming Model.

## General Description

### 1.4 Memory Space

Program memory space and data memory space are contiguous over a 64-Kbyte addressing range. Addition of a page-switching peripheral allows extension of the addressing range beyond 64 Kbytes.

### 1.5 Addressing Modes

The CPU08 has a total of 16 addressing modes:

- Inherent
- Immediate
- Direct
- Extended
- Indexed
- No offset
- No offset, post increment
- 8-bit offset
- 8-bit offset, post increment
- 16-bit offset
- Stack pointer
- 8-bit offset
- 16-bit offset
- Relative
- Memory-to-memory (four modes)

Refer to Chapter 4 Addressing Modes for a detailed description of the CPU08 addressing modes.

### 1.6 Arithmetic Instructions

The CPU08 arithmetic functions include:

- Addition with and without carry
- Subtraction with and without carry
- A fast 16 -bit by 8 -bit unsigned division
- A fast 8 -bit by 8 -bit unsigned multiply


### 1.7 Binary-Coded Decimal (BCD) Arithmetic Support

To support binary-coded decimal (BCD) arithmetic applications, the CPU08 has a decimal adjust accumulator (DAA) instruction and a nibble swap accumulator (NSA) instruction.

### 1.8 High-Level Language Support

The 16-bit index register, 16-bit stack pointer, 8 -bit signed branch instructions, and associated instructions are designed to support the efficient use of high-level language (HLL) compilers with the CPU08.

### 1.9 Low-Power Modes

The WAIT and STOP instructions reduce the power consumption of the CPU08-based MCU. The WAIT instruction stops only the CPU clock and therefore uses more power than the STOP instruction, which stops both the CPU clock and the peripheral clocks. In most modules, clocks can be shut off in wait mode.

## Chapter 2 Architecture

### 2.1 Introduction

This section describes the CPU08 registers.

### 2.2 CPU08 Registers

Figure 2-1 shows the five CPU08 registers. The CPU08 registers are not part of the memory map.





PROGRAM COUNTER (PC)


Figure 2-1. CPU08 Programming Model

## Architecture

### 2.2.1 Accumulator

The accumulator (A) shown in Figure 2-2 is a general-purpose 8-bit register. The central processor unit (CPU) uses the accumulator to hold operands and results of arithmetic and non-arithmetic operations.


Figure 2-2. Accumulator (A)

### 2.2.2 Index Register

The 16-bit index register (H:X) shown in Figure 2-3 allows the user to index or address a 64-Kbyte memory space. The concatenated 16 -bit register is called $\mathrm{H}: \mathrm{X}$. The upper byte of the index register is called H . The lower byte of the index register is called X . H is cleared by reset. When $\mathrm{H}=0$ and no instructions that affect H are used, $\mathrm{H}: \mathrm{X}$ is functionally identical to the IX register of the M6805 Family.

In the indexed addressing modes, the CPU uses the contents of $\mathrm{H}: \mathrm{X}$ to determine the effective address of the operand. $\mathrm{H}: \mathrm{X}$ can also serve as a temporary data storage location. See 4.2.5 Indexed, No Offset; 4.2.6 Indexed, 8-Bit Offset; and 4.2.7 Indexed, 16-Bit Offset.

$X=$ Indeterminate
Figure 2-3. Index Register (H:X)

### 2.2.3 Stack Pointer

The stack pointer (SP) shown in Figure 2-4 is a 16-bit register that contains the address of the next location on the stack. During a reset, the stack pointer is preset to \$00FF to provide compatibility with the M6805 Family.

## NOTE

The reset stack pointer (RSP) instruction sets the least significant byte to \$FF and does not affect the most significant byte.

The address in the stack pointer decrements as data is pushed onto the stack and increments as data is pulled from the stack. The SP always points to the next available (empty) byte on the stack.

The CPU08 has stack pointer 8- and 16-bit offset addressing modes that allow the stack pointer to be used as an index register to access temporary variables on the stack. The CPU uses the contents in the SP register to determine the effective address of the operand. See 4.2.8 Stack Pointer, 8-Bit Offset and 4.2.9 Stack Pointer, 16-Bit Offset.


Figure 2-4. Stack Pointer (SP)

## NOTE

Although preset to \$00FF, the location of the stack is arbitrary and may be relocated by the user to anywhere that random-access memory (RAM) resides within the memory map. Moving the SP out of page 0 (\$0000 to \$00FF) will free up address space, which may be accessed using the efficient direct addressing mode.

### 2.2.4 Program Counter

The program counter (PC) shown in Figure 2-5 is a 16-bit register that contains the address of the next instruction or operand to be fetched.

Normally, the address in the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.

During reset, the PC is loaded with the contents of the reset vector located at \$FFFE and \$FFFF. This represents the address of the first instruction to be executed after the reset state is exited.


Figure 2-5. Program Counter (PC)

## Architecture

### 2.2.5 Condition Code Register

The 8-bit condition code register (CCR) shown in Figure 2-6 contains the interrupt mask and five flags that indicate the results of the instruction just executed. Bits five and six are permanently set to logic 1.


Figure 2-6. Condition Code Register (CCR)

## V — Overflow Flag

The CPU sets the overflow flag when a two's complement overflow occurs as a result of an operation. The overflow flag bit is utilized by the signed branch instructions:

Branch if greater than, BGT
Branch if greater than or equal to, BGE
Branch if less than or equal to, BLE
Branch if less than, BLT
This bit is set by these instructions, although its resulting value holds no meaning:
Arithmetic shift left, ASL
Arithmetic shift right, ASR
Logical shift left, LSL
Logical shift right, LSR
Rotate left through carry, ROL
Rotate right through carry, ROR
H - Half-Carry Flag
The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an add-without-carry (ADD) or add-with-carry (ADC) operation. The half-carry flag is required for binary-coded (BCD) arithmetic operations. The decimal adjust accumulator (DAA) instruction uses the state of the H and C flags to determine the appropriate correction factor.

## I — Interrupt Mask

When the interrupt mask is set, all interrupts are disabled. Interrupts are enabled when the interrupt mask is cleared. When an interrupt occurs, the interrupt mask is automatically set after the CPU registers are saved on the stack, but before the interrupt vector is fetched.

## NOTE

To maintain M6805 compatibility, the H register is not stacked automatically. If the interrupt service routine uses $X$ (and H is not clear), then the user must stack and unstack $H$ using the push $H$ (index register high) onto stack (PSHH) and pull H (index register high) from stack (PULH) instructions within the interrupt service routine.

If an interrupt occurs while the interrupt mask is set, the interrupt is latched. Interrupts in order of priority are serviced as soon as the I bit is cleared.

A return-from-interrupt (RTI) instruction pulls the CPU registers from the stack, restoring the interrupt mask to its cleared state. After any reset, the interrupt mask is set and can only be cleared by a software instruction. See Chapter 3 Resets and Interrupts.

## N - Negative Flag

The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result.

## Z — Zero Flag

The CPU sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of $\$ 00$.

## C - Carry/Borrow Flag

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow flag (as in bit test and branch instructions and shifts and rotates).

### 2.3 CPU08 Functional Description

This subsection is an overview of the architecture of the M68HC08 CPU with functional descriptions of the major blocks of the CPU.
The CPU08, as shown in Figure 2-7, is divided into two main blocks:

- Control unit
- Execution unit

The control unit contains a finite state machine along with miscellaneous control and timing logic. The outputs of this block drive the execution unit, which contains the arithmetic logic unit (ALU), registers, and bus interface.


Figure 2-7. CPU08 Block Diagram

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Architecture

### 2.3.1 Internal Timing

The CPU08 derives its timing from a 4-phase clock, each phase identified as either T1, T2, T3, or T4. A CPU bus cycle consists of one clock pulse from each phase, as shown in Figure 2-8. To simplify subsequent diagrams, the T clocks have been combined into a single signal called the CPU clock. The start of a CPU cycle is defined as the leading edge of T1, though the address associated with this cycle does not drive the address bus until T3. Note that the new address leads the associated data by one-half of a bus cycle.

For example, the data read associated with a new PC value generated in T1/T2 of cycle 1 in Figure 2-8 would not be read into the control unit until T2 of the next cycle.


Figure 2-8. Internal Timing Detail

### 2.3.2 Control Unit

The control unit consists of:

- Sequencer
- Control store
- Random control logic

These blocks make up a finite state machine, which generates all the controls for the execution unit.
The sequencer provides the next state of the machine to the control store based on the contents of the instruction register (IR) and the current state of the machine. The control store is strobed (enabled) when the next state input is stable, producing an output that represents the decoded next state condition for the execution unit (EU). This result, with the help of some random logic, is used to generate the control signals that configure the execution unit. The random logic selects the appropriate signals and adds timing to the outputs of the control store. The control unit fires once per bus cycle but runs almost a full cycle ahead of the execution unit to decode and generate all the controls for the next cycle. The sequential nature of the machine is shown in Figure 2-9.

The sequencer also contains and controls the opcode lookahead register, which is used to prefetch the next sequential instruction. Timing of this operation is discussed in 2.3.4 Instruction Execution.


Figure 2-9. Control Unit Timing

### 2.3.3 Execution Unit

The execution unit (EU) contains all the registers, the arithmetic logic unit (ALU), and the bus interface. Once per bus cycle a new address is computed by passing selected register values along the internal address buses to the address buffers. Note that the new address leads the associated data by one half of a bus cycle. The execution unit also contains some special function logic for unusual instructions such as DAA, unsigned multiply (MUL), and divide (DIV).

### 2.3.4 Instruction Execution

Each instruction has defined execution boundaries and executes in a finite number of T1-T2-T3-T4 cycles. All instructions are responsible for fetching the next opcode into the opcode lookahead register at some time during execution. The opcode lookahead register is copied into the instruction register during the last cycle of an instruction. This new instruction begins executing during the T1 clock after it has been loaded into the instruction register.
Note that all instructions are also responsible for incrementing the PC after the next instruction prefetch is under way. Therefore, when an instruction finishes (that is, at an instruction boundary), the PC will be pointing to the byte following the opcode fetched by the instruction. An example sequence of instructions concerning address and data bus activity with respect to instruction boundaries is shown in Figure 2-10.

A signal from the control unit, OPCODE LOOKAHEAD, indicates the cycle when the next opcode is fetched. Another control signal, LASTBOX, indicates the last cycle of the currently executing instruction. In most cases, OPCODE LOOKAHEAD and LASTBOX are active at the same time. For some instructions, however, the OPCODE LOOKAHEAD signal is asserted earlier in the instruction and the next opcode is prefetched and held in the lookahead register until the end of the currently executing instruction.

## Architecture

In the instruction boundaries example (Figure 2-10) the OPCODE LOOKAHEAD and LASTBOX are asserted simultaneously during TAX and increment INCX execution, but the load accumulator from memory (LDA) indexed with 8-bit offset instruction prefetches the next opcode before the last cycle. Refer to Figure 2-11. The boldface instructions in Figure 2-10 are illustrated in Figure 2-11.


Figure 2-10. Instruction Boundaries


Figure 2-11. Instruction Execution Timing Diagram

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Chapter 3

## Resets and Interrupts

### 3.1 Introduction

The CPU08 in a microcontroller executes instructions sequentially. In many applications it is necessary to execute sets of instructions in response to requests from various peripheral devices. These requests are often asynchronous to the execution of the main program. Resets and interrupts are both types of CPU08 exceptions. Entry to the appropriate service routine is called exception processing.
Reset is required to initialize the device into a known state, including loading the program counter (PC) with the address of the first instruction. Reset and interrupt operations share the common concept of vector fetching to force a new starting point for further CPU08 operations.
Interrupts provide a way to suspend normal program execution temporarily so that the CPU08 can be freed to service these requests. The CPU08 can process up to 128 separate interrupt sources including a software interrupt (SWI).

On-chip peripheral systems generate maskable interrupts that are recognized only if the global interrupt mask bit (I bit) in the condition code register is clear (reset is non-maskable). Maskable interrupts are prioritized according to a default arrangement. (See Table 3-2 and 3.4.1 Interrupt Sources and Priority.) When interrupt conditions occur in an on-chip peripheral system, an interrupt status flag is set to indicate the condition. When the user's program has properly responded to this interrupt request, the status flag must be cleared.

### 3.2 Elements of Reset and Interrupt Processing

Reset and interrupt processing is handled in discrete, though sometimes concurrent, tasks. It is comprised of interrupt recognition, arbitration (evaluating interrupt priority), stacking of the machine state, and fetching of the appropriate vector. Interrupt processing for a reset is comprised of recognition and a fetch of the reset vector only. These tasks, together with interrupt masking and returning from a service routine, are discussed in this subsection.

### 3.2.1 Recognition

Reset recognition is asynchronous and is recognized when asserted. Internal resets are asynchronous with instruction execution except for illegal opcode and illegal address, which are inherently instruction-synchronized. Exiting the reset state is always synchronous.

All pending interrupts are recognized by the CPU08 during the last cycle of each instruction. Interrupts that occur during the last cycle will not be recognized by the CPU08 until the last cycle of the following instruction. Instruction execution cannot be suspended to service an interrupt, and so interrupt latency calculations must include the execution time of the longest instruction that could be encountered.

When an interrupt is recognized, an SWI opcode is forced into the instruction register in place of what would have been the next instruction. (When using the CPU08 with the direct memory access (DMA) module, the DMA can suspend instruction operation to service the peripheral.)

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Resets and Interrupts

Because of the opcode "lookahead" prefetch mechanism, at instruction boundaries the program counter (PC) always points to the address of the next instruction to be executed plus one. The presence of an interrupt is used to modify the SWI flow such that instead of stacking this PC value, the PC is decremented before being stacked. After interrupt servicing is complete, the return-from-interrupt (RTI) instruction will unstack the adjusted PC and use it to prefetch the next instruction again. After SWI interrupt servicing is complete, the RTI instruction then fetches the instruction following the SWI.

### 3.2.2 Stacking

To maintain object code compatibility, the M68HC08 interrupt stack frame is identical to that of the M6805 Family, as shown in Figure 3-1. Registers are stacked in the order of PC, X, A, and CCR. They are unstacked in reverse order. Note that the condition code register (CCR) I bit (internal mask) is not set until after the CCR is stacked during cycle 6 of the interrupt stacking procedure. The stack pointer always points to the next available (empty) stack location.


1. High byte $(\mathrm{H})$ of index register is not stacked.

Figure 3-1. Interrupt Stack Frame

## NOTE

To maintain compatibility with the M6805 Family, $H$ (the high byte of the index register) is not stacked during interrupt processing. If the interrupt service routine modifies $H$ or uses the indexed addressing mode, it is the user's responsibility to save and restore it prior to returning. See Figure 3-2.


Figure 3-2. H Register Storage

CPU08 Central Processor Unit Reference Manual, Rev. 4

### 3.2.3 Arbitration

All reset sources always have equal and highest priority and cannot be arbitrated. Interrupts are latched, and arbitration is performed in the system integration module (SIM) at the start of interrupt processing. The arbitration result is a constant that the CPU08 uses to determine which vector to fetch. Once an interrupt is latched by the SIM, no other interrupt may take precedence, regardless of priority, until the latched interrupt is serviced (or the I bit is cleared). See Figure 3-3.


Note 1. Interrupts that occur before this point are recognized.
Figure 3-3. Interrupt Processing Flow and Timing

## Resets and Interrupts

### 3.2.4 Masking

Reset is non-maskable. All other interrupts can be enabled or disabled by the I mask bit in the CCR or by local mask bits in the peripheral control registers. The I bit may also be modified by execution of the set interrupt mask bit (SEI), clear interrupt mask bit (CLI), or transfer accumulator to condition code register (TAP) instructions. The I bit is modified in the first cycle of each instruction (these are all 2-cycle instructions). The I bit is also set during interrupt processing (see 3.2.1 Recognition) and is cleared during the second cycle of the RTI instruction when the CCR is unstacked, provided that the stacked CCR I bit is not modified at the interrupt service routine. (See 3.2.5 Returning to Calling Program.)

In all cases where the I bit can be modified, it is modified at least one cycle prior to the last cycle of the instruction or operation, which guarantees that the new l-bit state will be effective prior to execution of the next instruction. For example, if an interrupt is recognized during the CLI instruction, the load accumulator from memory (LDA) instruction will not be executed before the interrupt is serviced. See Figure 3-4.


Figure 3-4. Interrupt Recognition Example 1
If an interrupt is pending upon exit from the original interrupt service routine, it will also be serviced before the LDA instruction is executed. Note that the LDA opcode is prefetched by both the INT1 and INT2 RTI instructions. However, in the case of the INT1 RTI prefetch, this is a redundant operation. See Figure 3-5.


Figure 3-5. Interrupt Recognition Example 2

CPU08 Central Processor Unit Reference Manual, Rev. 4

Similarly, in Figure 3-6, if an interrupt is recognized during the CLI instruction, it will be serviced before the SEI instruction sets the I bit in the CCR.


Figure 3-6. Interrupt Recognition Example 3

### 3.2.5 Returning to Calling Program

When an interrupt has been serviced, the RTI instruction terminates interrupt processing and returns to the program that was running at the time of the interrupt. In servicing the interrupt, some or all of the CPU08 registers will have changed. To continue the former program as though uninterrupted, the registers must be restored to the values present at the time the former program was interrupted. The RTI instruction takes care of this by pulling (loading) the saved register values from the stack memory. The last value to be pulled from the stack is the program counter, which causes processing to resume at the point where it was interrupted.
Unstacking the CCR generally clears the I bit, which is cleared during the second cycle of the RTI instruction.

NOTE
Since the return I bit state comes from the stacked CCR, the user, by setting the I bit in the stacked CCR, can block all subsequent interrupts pending or otherwise, regardless of priority, from within an interrupt service routine.

| LDA | \#\$08 |
| :--- | :--- |
| ORA | 1, SP |
| STA | $1, S P$ |
| RTI |  |

This capability can be useful in handling a transient situation where the interrupt handler detects that the background program is temporarily unable to cope with the interrupt load and needs some time to recover. At an appropriate juncture, the background program would reinstate interrupts after it has recovered.

### 3.3 Reset Processing

Reset forces the microcontroller unit (MCU) to assume a set of initial conditions and to begin executing instructions from a predetermined starting address. For the M68HC08 Family, reset assertion is asynchronous with instruction execution, and so the initial conditions can be assumed to take effect almost immediately after applying an active low level to the reset pin, regardless of whether the clock has started. Internally, reset is a clocked process, and so reset negation is synchronous with an internal clock, as shown in Figure 3-7, which shows the internal timing for exiting a pin reset.

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Resets and Interrupts



Figure 3-7. Exiting Reset
The reset system is able to actively pull down the reset output if reset-causing conditions are detected by internal systems. This feature can be used to reset external peripherals or other slave MCU devices.

### 3.3.1 Initial Conditions Established

Once the reset condition is recognized, internal registers and control bits are forced to an initial state. These initial states are described throughout this manual. These initial states in turn control on-chip peripheral systems to force them to known startup states. Most of the initial conditions are independent of the operating mode. This subsection summarizes the initial conditions of the CPU08 and input/output (I/O) as they leave reset.

### 3.3.2 CPU

After reset the CPU08 fetches the reset vector from locations \$FFFE and \$FFFF (when in monitor mode, the reset vector is fetched from \$FEFE and \$FEFF), loads the vector into the PC, and begins executing instructions. The stack pointer is loaded with \$00FF. The H register is cleared to provide compatibility for existing M6805 object code. All other CPU08 registers are indeterminate immediately after reset; however, the I interrupt mask bit in the condition code register is set to mask any interrupts, and the STOP and WAIT latches are both cleared.

### 3.3.3 Operating Mode Selection

The CPU08 has two modes of operation useful to the user:

- User mode
- Monitor mode

The monitor mode is the same as user mode except that alternate vectors are used by forcing address bit A8 to 0 instead of 1 . The reset vector is therefore fetched from addresses \$FEFE and FEFF instead of FFFE and FFFF. This offset allows the CPU08 to execute code from the internal monitor firmware instead of the user code. (Refer to the appropriate technical data manual for specific information regarding the internal monitor description.)

The mode of operation is latched on the rising edge of the reset pin. The monitor mode is selected by connecting two port lines to $\mathrm{V}_{\mathrm{SS}}$ and applying an over-voltage of approximately $2 \times \mathrm{V}_{\mathrm{DD}}$ to the $\overline{\mathrm{RQ}} 1 \mathrm{pin}$ concurrent with the rising edge of reset (see Table 3-1). Port allocation varies from part to part.

Table 3-1. Mode Selection

| IRQ1 Pin | Port $\mathbf{x}$ | Port $\mathbf{y}$ | Mode |
| :---: | :---: | :---: | :---: |
| $\leq \mathrm{V}_{\mathrm{DD}}$ | X | X | User |
| $2 \times \mathrm{V}_{\mathrm{DD}}$ | 1 | 0 | Monitor |

### 3.3.4 Reset Sources

The system integration module (SIM) has master reset control and may include, depending on device implementation, any of these typical reset sources:

- External reset (RESET pin)
- Power-on reset (POR) circuit
- COP watchdog
- Illegal opcode reset
- Illegal address reset
- Low voltage inhibit (LVI) reset

A reset immediately stops execution of the current instruction. All resets produce the vector \$FFFE/\$FFFF and assert the internal reset signal. The internal reset causes all registers to return to their default values and all modules to return to their reset state.

### 3.3.5 External Reset

A logic 0 applied to the $\overline{\text { RESET }}$ pin asserts the internal reset signal, which halts all processing on the chip. The CPU08 and peripherals are reset.

### 3.3.6 Active Reset from an Internal Source

All internal reset sources actively pull down the RESET pin to allow the resetting of external peripherals. The RESET pin will be pulled down for 16 bus clock cycles; the internal reset signal will continue to be asserted for an additional 16 cycles after that. If the RESET pin is still low at the the end of the second 16 cycles, then an external reset has occurred. If the pin is high, the appropriate bit will be set to indicate the source of the reset.

The active reset feature allows the part to issue a reset to peripherals and other chips within a system built around an M68HC08 MCU.

### 3.4 Interrupt Processing

The group of instructions executed in response to an interrupt is called an interrupt service routine. These routines are much like subroutines except that they are called through the automatic hardware interrupt mechanism rather than by a subroutine call instruction, and all CPU08 registers, except the H register, are saved on the stack. Refer to the description of the interrupt mask (I) found in 2.2.5 Condition Code Register.

## Resets and Interrupts

An interrupt (provided it is enabled) causes normal program flow to be suspended as soon as the currently executing instruction finishes. The interrupt logic then pushes the contents of all CPU08 registers onto the stack, except the H register, so that the CPU08 contents can be restored after the interrupt is finished. After stacking the CPU08 registers, the vector for the highest priority pending interrupt source is loaded into the program counter and execution continues with the first instruction of the interrupt service routine.
An interrupt is concluded with a return-from-interrupt (RTI) instruction, which causes all CPU08 registers and the return address to be recovered from the stack, so that the interrupted program can resume as if there had been no interruption.

Interrupts can be enabled or disabled by the mask bit (l bit) in the condition code register and by local enable mask bits in the on-chip peripheral control registers. The interrupt mask bits in the CCR provide a means of controlling the nesting of interrupts.

In rare cases it may be useful to allow an interrupt routine to be interrupted (see 3.4.3 Nesting of Multiple Interrupts). However, nesting is discouraged because it greatly complicates a system and rarely improves system performance.
By default, the interrupt structure inhibits interrupts during the interrupt entry sequence by setting the interrupt mask bit(s) in the CCR. As the CCR is recovered from the stack during the return from interrupt, the condition code bits return to the enabled state so that additional interrupts can be serviced.

Upon reset, the I bit is set to inhibit all interrupts. After minimum system initialization, software may clear the I bit by a TAP or CLI instruction, thus enabling interrupts.

### 3.4.1 Interrupt Sources and Priority

The CPU08 can have 128 separate vectors including reset and software interrupt (SWI), which leaves 126 inputs for independent interrupt sources. See Table 3-2.

NOTE
Not all CPU08 versions use all available interrupt vectors.
Table 3-2. M68HC08 Vectors

| Address | Reset | Priority |
| :---: | :---: | :---: |
| FFFE | Reset | 1 |
| FFFC | SWI | 2 |
| FFFA | IREQ[0] | 3 |
| $:$ | $:$ | $:$ |
| FF02 | IREQ[124] | 127 |
| FF00 | IREQ[125] | 128 |

CPU08 Central Processor Unit Reference Manual, Rev. 4

When the system integration module (SIM) receives an interrupt request, processing begins at the next instruction boundary. The SIM performs the priority decoding necessary if more than one interrupt source is active at the same time. Also, the SIM encodes the highest priority interrupt request into a constant that the CPU08 uses to generate the corresponding interrupt vector.

## NOTE

The interrupt source priority for any specific module may not always be the same in different M68HC08 versions. For details about the priority assigned to interrupt sources in a specific M68HC08 device, refer to the SIM section of the technical data manual written for that device.

As an instruction, SWI has the highest priority other than reset; once the SWI opcode is fetched, no other interrupt can be honored until the SWI vector has been fetched.

### 3.4.2 Interrupts in Stop and Wait Modes

In wait mode the CPU clocks are disabled, but other module clocks remain active. A module that is active during wait mode can wake the CPU08 by an interrupt if the interrupt is enabled. Processing of the interrupt begins immediately.
In stop mode, the system clocks do not run. The system control module inputs are conditioned so that they can be asynchronous. A particular module can wake the part from stop mode with an interrupt provided that the module has been designed to do so.

### 3.4.3 Nesting of Multiple Interrupts

Under normal circumstances, CPU08 interrupt processing arbitrates multiple pending interrupts, selects the highest, and leaves the rest pending. The I bit in the CCR is also set, preventing nesting of interrupts. While an interrupt is being serviced, it effectively becomes the highest priority task for the system. When servicing is complete, the assigned interrupt priority is re-established.

In certain systems where, for example, a low priority interrupt contains a long interrupt service routine, it may not be desirable to lock out all higher priority interrupts while the low priority interrupt executes. Although not generally advisable, controlled nesting of interrupts can be used to solve problems of this nature.

If nesting of interrupts is desired, the interrupt mask bit(s) must be cleared after entering the interrupt service routine. Care must be taken to specifically mask (disable) the present interrupt with a local enable mask bit or clear the interrupt source flag before clearing the mask bit in the CCR. Failure to do so will cause the same source to immediately interrupt, which will rapidly consume all available stack space.

## Resets and Interrupts

### 3.4.4 Allocating Scratch Space on the Stack

In some systems, it is useful to allocate local variable or scratch space on the stack for use by the interrupt service routine. Temporary storage can also be obtained using the push (PSH) and pull (PUL) instructions; however, the last-in-first-out (LIFO) structure of the stack makes this impractical for more than one or two bytes. The CPU08 features the 16-bit add immediate value (signed) to stack pointer (AIS) instruction to allocate space. The stack pointer indexing instructions can then be used to access this data space, as demonstrated in this example.


CPU08 Central Processor Unit Reference Manual, Rev. 4

## Chapter 4

Addressing Modes

### 4.1 Introduction

This section describes the addressing modes of the M68HC08 central processor unit (CPU).

### 4.2 Addressing Modes

The CPU08 uses 16 addressing modes for flexibility in accessing data. These addressing modes define how the CPU finds the data required to execute an instruction.

The 16 addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Stack pointer, 8-bit offset
- Stack pointer, 16-bit offset
- Relative
- Memory-to-memory (four modes):
- Immediate to direct
- Direct to direct
- Indexed to direct with post increment
- Direct to indexed with post increment
- Indexed with post increment
- Indexed, 8-bit offset with post increment


## Addressing Modes

### 4.2.1 Inherent

Inherent instructions have no operand fetch associated with the instruction, such as decimal adjust accumulator (DAA), clear index high (CLRH), and divide (DIV). Some of the inherent instructions act on data in the CPU registers, such as clear accumulator (CLRA), and transfer condition code register to the accumulator (TPA). Inherent instructions require no memory address, and most are one byte long. Table 4-1 lists the instructions that use inherent addressing.

The assembly language statements shown here are examples of the inherent addressing mode. In the code example and throughout this section, bold typeface instructions are examples of the specific addressing mode being discussed; a pound sign (\#) before a number indicates an immediate operand. The default base is decimal. Hexadecimal numbers are represented by a dollar sign (\$) preceding the number. Some assemblers use hexadecimal as the default numbering system. Refer to the documentation for the particular assembler to determine the proper syntax.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| A657 | EX_1 | LDA | \# ${ }^{\text {5 }} 7$ | ; $\mathrm{A}=\$ 57$ |
| AB4 5 |  | ADD | \#\$45 | ; $\mathrm{A}=\$ 9 \mathrm{C}$ |
| 72 |  | DAA |  | $\begin{aligned} & \text {; } \mathrm{A}=\$ 02 \mathrm{w} / \text { carry } \\ & \text {;bit set } 1 / 2 \$ 102 \end{aligned}$ |
| A614 | EX_2 | LDA | \#20 | ;LS dividend in A |
| 8C |  | CLRH |  | ; Clear MS dividend |
| AE03 |  | LDX | \#3 | ;Divisor in X |
| 52 |  | DIV |  | ; $\mathrm{H}: \mathrm{A}) / \mathrm{XEA}=06, \mathrm{H}=02$ |
| A630 | EX_3 | LDA | \#\$30 | ; $\mathrm{A}=\$ 30$ |
| 87 |  | PSHA |  | ;Push $\$ 30$ on stack and ;decrement stack ;pointer by 1 |

Table 4-1. Inherent Addressing Instructions

| Instruction | Mnemonic |
| :--- | :---: |
| Arithmetic Shift Left | ASLA, ASLX |
| Arithmetic Shift Right | ASRA, ASRX |
| Clear Carry Bit | CLC |
| Clear Interrupt Mask | CLI |
| Clear | CLRA, CLRX |
| Clear H (Index Register High) | CLRH |
| Complement | COMA, COMX |
| Decimal Adjust Accumulator | DAA |

Table 4-1. Inherent Addressing Instructions (Continued)

| Instruction | Mnemonic |
| :---: | :---: |
| Decrement Accumulator, Branch if Not Equal (\$00) | DBNZA |
| Decrement X (Index Register Low), Branch if Not Equal (\$00) | DBNZX |
| Decrement | DECA, DECX |
| Divide (Integer 16-Bit by 8-Bit Divide) | DIV |
| Increment | INCA, INCX |
| Logical Shift Left | LSLA, LSLX |
| Logical Shift Right | LSRA, LSRX |
| Multiply | MUL |
| Negate | NEGA, NEGX |
| Nibble Swap Accumulator | NSA |
| No Operation | NOP |
| Push Accumulator onto Stack | PSHA |
| Push H (Index Register High) onto Stack | PSHH |
| Push X (Index Register Low) onto Stack | PSHX |
| Pull Accumulator from Stack | PULA |
| Pull H (Index Register High) from Stack | PULH |
| Pull X (Index Register Low) from Stack | PULX |
| Rotate Left through Carry | ROLA, ROLX |
| Rotate Right through Carry | RORA, RORX |
| Reset Stack Pointer to \$00FF | RSP |
| Return from Interrupt | RTI |
| Return from Subroutine | RTS |
| Set Carry Bit | SEC |
| Set Interrupt Mask | SEI |
| Enable $\overline{\mathrm{IRQ}}$ and Stop Oscillator | STOP |
| Software Interrupt | SWI |
| Transfer Accumulator to Condition Code Register | TAP |
| Transfer Accumulator to X (Index Register Low) | TAX |
| Transfer Condition Code Register to Accumulator | TPA |
| Test for Negative or Zero | TSTA, TSTX |
| Transfer Stack Pointer to Index Register (H:X) | TSX |
| Transfer X (Index Register Low) to Accumulator | TXA |
| Transfer Index Register (H:X) to Stack Pointer | TXS |
| Enable Interrupts and Halt CPU | WAIT |

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Addressing Modes

### 4.2.2 Immediate

The operand in immediate instructions is contained in the bytes immediately following the opcode. The byte or bytes that follow the opcode are the value of the statement rather than the address of the value. In this case, the effective address of the instruction is specified by the \# sign and implicitly points to the byte following the opcode. The immediate value is limited to either one or two bytes, depending on the size of the register involved in the instruction. Table 4-2 lists the instructions that use immediate addressing.

Immediate instructions associated with the index register (H:X) are 3-byte instructions: one byte for the opcode, two bytes for the immediate data byte.

The example code shown here contains two immediate instructions: AIX (add immediate to $\mathrm{H}: \mathrm{X}$ ) and CPHX (compare $\mathrm{H}: \mathrm{X}$ with immediate value). $\mathrm{H}: \mathrm{X}$ is first cleared and then incremented by one until it contains \$FFFF. Once the condition specified by the CPHX becomes true, the program branches to START, and the process is repeated indefinitely.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 5 F | START | CLRX |  | ; $\mathrm{X}=0$ |
| 8 C |  | CLRH |  | ; $\mathrm{H}=0$ |
| AF01 | TAG | AIX | \#1 | ; $(\mathrm{H}: \mathrm{X})=(\mathrm{H}: \mathrm{X})+1$ |
| 65 FFFF |  | CPHX | \#\$FFFF | ; Compare (H:X) to <br> ; \$FFFF |
| 26 F 9 |  | BNE | TAG | ;Loop until equal |
| 20 F 5 |  | BRA | START | ; Start over |

Table 4-2. Immediate Addressing Instructions

| Instruction | Mnemonic |
| :--- | :---: |
| Add with Carry Immediate Value to Accumulator | ADC |
| Add Immediate Value to Accumulator | ADD |
| Add Immediate Value (Signed) to Stack Pointer | AIS |
| Add Immediate Value (Signed) to Index Register (H:X) | AIX |
| Logical AND Immediate Value with Accumulator | AND |
| Bit Test Immediate Value with Accumulator | CBEQ |
| Compare A with Immediate and Branch if Equal | CBEQX |
| Compare X (Index Register Low) with Immediate and Branch if Equal | CMP |
| Compare Accumulator with Immediate Value | CPHX |
| Compare Index Register (H:X) with Immediate Value | CPX |
| Compare X (Index Register Low) with Immediate Value | EOR |
| Exclusive OR Immediate Value with Accumulator | LDA |
| Load Accumulator from Immediate Value | LDHX |
| Load Index Register (H:X) with Immediate Value | LDX |
| Load X (Index Register Low) from Immediate Value | ORA |
| Inclusive OR Immediate Value | SBC |
| Subtract with Carry Immediate Value | SUB |
| Subtract Immediate Value |  |

CPU08 Central Processor Unit Reference Manual, Rev. 4

### 4.2.3 Direct

Most direct instructions can access any of the first 256 memory addresses with only two bytes. The first byte is the opcode, and the second is the low byte of the operand address. The high-order byte of the effective address is assumed to be $\$ 00$ and is not included as an instruction byte (saving program memory space and execution time). The use of direct addressing mode is therefore limited to operands in the $\$ 0000-\$ 00 F F$ area of memory (called the direct page or page 0 ).

Direct addressing instructions take one less byte of program memory space than the equivalent instructions using extended addressing. By eliminating the additional memory access, the execution time is reduced by one cycle. In the course of a long program, this savings can be substantial. Most microcontroller units place some if not all random-access memory (RAM) in the \$0000-\$00FF area; this allows the designer to assign these locations to frequently referenced data variables, thus saving execution time.

BRSET and BRCLR are 3-byte instructions that use direct addressing to access the operand and relative addressing to specify a branch destination.
CPHX, STHX, and LDHX are 2-byte instructions that fetch a 16-bit operand. The most significant byte comes from the direct address; the least significant byte comes from the direct address +1 .
Table 4-3 lists the instructions that use direct addressing.
This example code contains two direct addressing mode instructions: STHX (store H:X in memory) and CPHX (compare H:X with memory). The first STHX instruction initializes RAM storage location TEMP to zero, and the second STHX instruction loads TEMP with $\$ 5555$. The CPHX instruction compares the value in $\mathrm{H}: \mathrm{X}$ with the value of RAM:(RAM + 1).
In this example, RAM: $($ RAM +1$)=$ TEMP $=\$ 50: \$ 51=\$ 5555$.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | RAM | EQU | \$50 | ; RAM equate |
|  | ROM | EQU | \$6E00 | ; ROM equate |
|  |  | ORG | \$RAM | ; Beginning of RAM |
|  | TEMP | RMB | 2 | ;Reserve 2 bytes |
|  |  | ORG | \$ROM | ; Beginning of ROM |
| 5F | START | CLRX |  | ; $\mathrm{X}=0$ |
| 8C |  | CLRH |  | ; $\mathrm{H}=0$ |
| 3550 |  | STHX | TEMP | ; H:X=0 > temp |
| 455555 |  | LDHX | \#\$5555 | ;Load H:X with \$5555 |
| 3550 |  | STHX | TEMP | ; Temp=\$5555 |
| 7550 | BAD_PART | CPHX | RAM | ; RAM=temp |
| 26 FC |  | BNE | BAD_PART | ; RAM=temp will be ; same unless something ;is very wrong! |
| 20 F 1 |  | BRA | START | ;Do it again |

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Addressing Modes

Table 4-3. Direct Addressing Instructions

| Instruction | Mnemonic |
| :---: | :---: |
| Add Memory and Carry to Accumulator | ADC |
| Add Memory and Accumulator | ADD |
| Logical AND of Memory and Accumulator | AND |
| Arithmetic Shift Left Memory | ASL ${ }^{(1)}$ |
| Arithmetic Shift Right Memory | ASR |
| Clear Bit in Memory | BCLR |
| Bit Test Memory with Accumulator | BIT |
| Branch if Bit n in Memory Clear | BRCLR |
| Branch if Bit n in Memory Set | BRSET |
| Set Bit in Memory | BSET |
| Compare Direct with Accumulator and Branch if Equal | CBEQ |
| Clear Memory | CLR |
| Compare Accumulator with Memory | CMP |
| Complement Memory | COM |
| Compare Index Register (H:X) with Memory | CPHX |
| Compare X (Index Register Low) with Memory | CPX |
| Decrement Memory and Branch if Not Equal (\$00) | DBNZ |
| Decrement Memory | DEC |
| Exclusive OR Memory with Accumulator | EOR |
| Increment Memory | INC |
| Jump | JMP |
| Jump to Subroutine | JSR |
| Load Accumulator from Memory | LDA |
| Load Index Register (H:X) from Memory | LDHX |
| Load X (Index Register Low) from Memory | LDX |
| Logical Shift Left Memory | LSL ${ }^{(1)}$ |
| Logical Shift Right Memory | LSR |
| Negate Memory | NEG |
| Inclusive OR Accumulator and Memory | ORA |
| Rotate Memory Left through Carry | ROL |
| Rotate Memory Right through Carry | ROR |
| Subtract Memory and Carry from Accumulator | SBC |
| Store Accumulator in Memory | STA |
| Store Index Register (H:X) in Memory | STHX |
| Store X (Index Register Low) in Memory | STX |
| Subtract Memory from Accumulator | SUB |
| Test Memory for Negative or Zero | TST |

1. $\mathrm{ASL}=\mathrm{LSL}$

### 4.2.4 Extended

Extended instructions can access any address in a 64-Kbyte memory map. All extended instructions are three bytes long. The first byte is the opcode; the second and third bytes are the most significant and least significant bytes of the operand address. This addressing mode is selected when memory above the direct or zero page ( $\$ 0000-\$ 00 \mathrm{FF}$ ) is accessed.
When using most assemblers, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction. Table 4-4 lists the instructions that use the extended addressing mode. An example of the extended addressing mode is shown here.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  |  | ORG | \$50 | ; Start at \$50 |
|  |  | FCB | \$FF | ; ${ }^{\text {50 }}=$ \$FF |
| 5F |  | CLRX |  |  |
| BE50 |  | LDX | \$0050 | ;Load X direct |
|  |  | ORG | \$6E00 | ; Start at \$6E00 |
|  |  | FCB | \$FF | ; \$6E00 = \$FF |
| 5 F |  | CLRX |  |  |
| CE6E00 |  | LDX | \$6E00 | ;Load X extended |

Table 4-4. Extended Addressing Instructions

| Instruction | Mnemonic |
| :--- | :---: |
| Add Memory and Carry to Accumulator | ADC |
| Add Memory and Accumulator | ADD |
| Logical AND of Memory and Accumulator | AND |
| Bit Test Memory with Accumulator | BIT |
| Compare Accumulator with Memory | CMP |
| Compare X (Index Register Low) with Memory | CPX |
| Exclusive OR Memory with Accumulator | EOR |
| Jump | JMP |
| Jump to Subroutine | JSR |
| Load Accumulator from Memory | LDA |
| Load X (Index Register Low) from Memory | LDX |
| Inclusive OR Accumulator with Memory | ORA |
| Subtract Memory and Carry from Accumulator | SBC |
| Store Accumulator in Memory | STA |
| Store X (Index Register Low) in Memory | STX |
| Subtract Memory from Accumulator | SUB |

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Addressing Modes

### 4.2.5 Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that access data with variable addresses. X contains the low byte of the conditional address of the operand; H contains the high byte. Due to the addition of the H register, this addressing mode is not limited to the first 256 bytes of memory as in the M68HC05.

If none of the M68HC08 instructions that modify H are used (AIX; CBEQ (ix+); LDHX; MOV (dir/ix+); MOV (ix+/dir); DIV; PULH; TSX), then the H value will be \$00, which ensures complete source code compatibility with M68HC05 Family instructions.

Indexed, no offset instructions can move a pointer through a table or hold the address of a frequently used RAM or input/output (I/O) location. Table 4-5 lists instructions that use indexed, no offset addressing.

### 4.2.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses. The CPU adds the unsigned bytes in H:X to the unsigned byte following the opcode. The sum is the effective address of the operand.

If none of the M68HC08 instructions that modify H are used (AIX; CBEQ (ix+); LDHX; MOV (dir/ix+); MOV (ix+/dir); DIV; PULH; TSX), then the H value will be \$00, which ensures complete source code compatibility with the M68HC05 Family instructions.

Indexed, 8-bit offset instructions are useful in selecting the kth element in an n-element table. The table can begin anywhere and can extend as far as the address map allows. The $k$ value would typically be in $\mathrm{H}: \mathrm{X}$, and the address of the beginning of the table would be in the byte following the opcode. Using $\mathrm{H}: \mathrm{X}$ in this way, this addressing mode is limited to the first 256 addresses in memory. Tables can be located anywhere in the address map when $\mathrm{H}: \mathrm{X}$ is used as the base address, and the byte following is the offset.
Table 4-5 lists the instructions that use indexed, 8-bit offset addressing.

### 4.2.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned contents of $\mathrm{H}: \mathrm{X}$ to the 16-bit unsigned word formed by the two bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the most significant byte of the 16 -bit offset; the second byte is the least significant byte of the offset.

As with direct and extended addressing, most assemblers determine the shortest form of indexed addressing. Table 4-5 lists the instructions that use indexed, 16 -bit offset addressing.
Indexed, 16-bit offset instructions are useful in selecting the kth element in an n-element table. The table can begin anywhere and can extend as far as the address map allows. The $k$ value would typically be in $\mathrm{H}: \mathrm{X}$, and the address of the beginning of the table would be in the bytes following the opcode.
This example uses the JMP (unconditional jump) instruction to show the three different types of indexed addressing.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| FC |  | JMP | , X | ; No offset |
|  |  |  |  | ;Jump to address <br> ; pointed to by H:X |
| ECFF |  | JMP | \$FF, X | ; 8-bit offset |
|  |  |  |  | ; Jump to address <br> ; pointed to by $H: X+\$ F F$ |
| DC10FF |  | JMP | \$10FF, X | ; 16-bit offset |
|  |  |  |  | ;Jump to address |
|  |  |  |  | ;pointed to by H:X + \$10FF |

Table 4-5. Indexed Addressing Instructions

| Instruction | Mnemonic | No <br> Offset | 8-Bit <br> Offset | 16-Bit <br> Offset |
| :--- | :---: | :---: | :---: | :---: |
| Add Memory and Carry to Accumulator | ADC | 4 | 4 | 4 |
| Add Memory and Accumulator | ADD | 4 | 4 | 4 |
| Logical AND of Memory and Accumulator | AND | 4 | 4 | 4 |
| Arithmetic Shift Left Memory | ASL ${ }^{(1)}$ | 4 | 4 | - |
| Arithmetic Shift Right Memory | ASR | 4 | 4 | - |
| Bit Test Memory with Accumulator | BIT | 4 | 4 | 4 |
| Clear Memory | CLR | 4 | 4 | - |
| Compare Accumulator with Memory | CMP | 4 | 4 | 4 |
| Complement Memory | COM | 4 | 4 | - |
| Compare X (Index Register Low) with Memory | CPX | 4 | 4 | 4 |
| Decrement Memory and Branch if Not Equal (\$00) | DBNZ | 4 | 4 | - |
| Decrement Memory | DEC | 4 | 4 | - |
| Exclusive OR Memory with Accumulator | EOR | 4 | 4 | 4 |
| Increment Memory | INC | 4 | 4 | - |
| Jump | JMP | 4 | 4 | 4 |
| Jump to Subroutine | JSR | 4 | 4 | 4 |
| Load Accumulator from Memory | LDA | 4 | 4 | 4 |
| Load X (Index Register Low) from Memory | LDX | 4 | 4 | 4 |
| Logical Shift Left Memory | LSL ${ }^{(1)}$ | 4 | 4 | - |
| Logical Shift Right Memory | LSR | 4 | 4 | - |
| Negate Memory | NEG | 4 | 4 | - |
| Inclusive OR Accumulator and Memory | ORA | 4 | 4 | 4 |
| Rotate Memory Left through Carry | ROL | 4 | 4 | - |
| Rotate Memory Right through Carry | ROR | 4 | 4 | - |
| Subtract Memory and Carry from Accumulator | SBC | 4 | 4 | 4 |
| Store Accumulator in Memory | STA | 4 | 4 | 4 |
| Store X (Index Register Low) in Memory | STX | 4 | 4 | 4 |
| Subtract Memory from Accumulator | SUB | 4 | 4 | 4 |
| Test Memory for Negative or Zero | TST | 4 | 4 | - |
| $1 . A S L ~ L S L ~$ | 4 | 4 |  |  |

1. $\mathrm{ASL}=\mathrm{LSL}$

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Addressing Modes

### 4.2.8 Stack Pointer, 8-Bit Offset

Stack pointer, 8-bit offset instructions are 3-byte instructions that address operands in much the same way as indexed 8 -bit offset instructions, only they add the 8 -bit offset to the value of the stack pointer instead of the index register.

The stack pointer, 8 -bit offset addressing mode permits easy access of data on the stack. The CPU adds the unsigned byte in the 16-bit stack pointer (SP) register to the unsigned byte following the opcode. The sum is the effective address of the operand.

If interrupts are disabled, this addressing mode allows the stack pointer to be used as a second "index" register. Table 4-6 lists the instructions that can be used in the stack pointer, 8 -bit offset addressing mode.

Stack pointer relative instructions require a pre-byte for access. Consequently, all SP relative instructions take one cycle longer than their index relative counterparts.

### 4.2.9 Stack Pointer, 16-Bit Offset

Stack pointer, 16-bit offset instructions are 4-byte instructions used to access data relative to the stack pointer with variable addresses at any location in memory. The CPU adds the unsigned contents of the 16-bit stack pointer register to the 16-bit unsigned word formed by the two bytes following the opcode. The sum is the effective address of the operand.

As with direct and extended addressing, most assemblers determine the shortest form of stack pointer addressing. Due to the pre-byte, stack pointer relative instructions take one cycle longer than their index relative counterparts. Table 4-6 lists the instructions that can be used in the stack pointer, 16-bit offset addressing mode.

Examples of the 8-bit and 16-bit offset stack pointer addressing modes are shown here. The first example stores the value of $\$ 20$ in location $\$ 10$, SP $=\$ 10+\$ F F=\$ 10 F$ and then decrements that location until equal to zero. The second example loads the accumulator with the contents of memory location $\$ 250$, SP = \$250 + \$FF = \$34F.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 450100 |  | LDHX | \#\$0100 |  |
| 94 |  | TXS |  | ;Reset stack pointer <br> ; to \$00FF |
| A620 |  | LDA | \#\$20 | ; $\mathrm{A}=\$ 20$ |
| 9EE710 |  | STA | \$10, SP | ;Location \$10F = \$20 |
| 9E6B10FC | LP | DBNZ | \$10, SP, LP | ;8-bit offset <br> ; decrement the <br> ; contents of $\$ 10 \mathrm{~F}$ <br> ; until equal to zero |
| 450100 |  | LDHX | \#\$0100 |  |
| 94 |  | TXS |  | ;Reset stack pointer <br> ; to \$00FF |
| 9ED60250 |  | LDA | \$0250, SP | ;16-bit offset <br> ;Load A with contents ; of $\$ 34 \mathrm{~F}$ |

CPU08 Central Processor Unit Reference Manual, Rev. 4

Stack pointer, 16-bit offset instructions are useful in selecting the kth element in an n-element table. The table can begin anywhere and can extend anywhere in memory. With this 4-byte instruction, the k value would typically be in the stack pointer register, and the address of the beginning of the table is located in the two bytes following the 2-byte opcode.

Table 4-6. Stack Pointer Addressing Instructions

| Instruction | Mnemonic | 8-Bit Offset | 16-Bit Offset |
| :---: | :---: | :---: | :---: |
| Add Memory and Carry to Accumulator | ADC | 4 | 4 |
| Add Memory and Accumulator | ADD | 4 | 4 |
| Logical AND of Memory and Accumulator | AND | 4 | 4 |
| Arithmetic Shift Left Memory | ASL ${ }^{(1)}$ | 4 | - |
| Arithmetic Shift Right Memory | ASR | 4 | - |
| Bit Test Memory with Accumulator | BIT | 4 | 4 |
| Compare Direct with Accumulator and Branch if Equal | CBEQ | 4 | - |
| Clear Memory | CLR | 4 | - |
| Compare Accumulator with Memory | CMP | 4 | 4 |
| Complement Memory | COM | 4 | - |
| Compare X (Index Register Low) with Memory | CPX | 4 | 4 |
| Decrement Memory and Branch if Not Equal (\$00) | DBNZ | 4 | - |
| Decrement Memory | DEC | 4 | - |
| Exclusive OR Memory with Accumulator | EOR | 4 | 4 |
| Increment Memory | INC | 4 | - |
| Load Accumulator from Memory | LDA | 4 | 4 |
| Load X (Index Register Low) from Memory | LDX | 4 | 4 |
| Logical Shift Left Memory | LSL ${ }^{(1)}$ | 4 | - |
| Logical Shift Right Memory | LSR | 4 | - |
| Negate Memory | NEG | 4 | - |
| Inclusive OR Accumulator and Memory | ORA | 4 | 4 |
| Rotate Memory Left through Carry | ROL | 4 | - |
| Rotate Memory Right through Carry | ROR | 4 | - |
| Subtract Memory and Carry from Memory | SBC | 4 | 4 |
| Store Accumulator in Memory | STA | 4 | 4 |
| Store X (Index Register Low) in Memory | STX | 4 | 4 |
| Subtract Memory from Accumulator | SUB | 4 | 4 |
| Test Memory for Negative or Zero | TST | 4 | - |

1. $A S L=L S L$

## Addressing Modes

### 4.2.10 Relative

All conditional branch instructions use relative addressing to evaluate the resultant effective address (EA). The CPU evaluates the conditional branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is true, the PC is loaded with the EA. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of -128 to +127 bytes from the address of the next location after the branch instruction.

Four new branch opcodes test the $\mathrm{N}, \mathrm{Z}$, and V (overflow) bits to determine the relative signed values of the operands. These new opcodes are BLT, BGT, BLE, and BGE and are designed to be used with signed arithmetic operations.

When using most assemblers, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

Table 4-7 lists the instructions that use relative addressing.
This example contains two relative addressing mode instructions: BLT (branch if less than, signed operation) and BRA (branch always). In this example, the value in the accumulator is compared to the signed value -2 . Because \#1 is greater than -2 , the branch to TAG will not occur.

| Machine <br> Code | Label | Operation | Operand | Comments |
| :--- | :--- | :--- | :--- | :--- |
| A601 | TAG | LDA | $\# 1$ | ;A = 1 |
| A1FE |  | CMP | $\#-2$ | ; Compare with -2 |
| $91 F A$ |  | BLT | TAG | ;Branch if value of A |
|  |  |  | HERE | ;is less than -2 |
| 20FE Branch always |  |  |  |  |

Table 4-7. Relative Addressing Instructions

| Instruction | Mnemonic |
| :--- | :---: |
| Branch if Carry Clear | BCC |
| Branch if Carry Set | BCS |
| Branch if Equal | BEQ |
| Branch if Greater Than or Equal (Signed) | BGE |
| Branch if Greater Than (Signed) | BGT |
| Branch if Half-Carry Clear | BHCC |
| Branch if Half-Carry Set | BHCS |
| Branch if Higher | BHI |
| Branch if Higher or Same | BHS (BCC) |
| Branch if Interrupt Line High | BIH |
| Branch if Interrupt Line Low | BIL |
| Branch if Less Than or Equal (Signed) | BLE |
| Branch if Lower | BLO (BCS) |
| Branch if Lower or Same | BLS |

CPU08 Central Processor Unit Reference Manual, Rev. 4

Table 4-7. Relative Addressing Instructions (Continued)

| Instruction | Mnemonic |
| :--- | :---: |
| Branch if Less Than (Signed) | BLT |
| Branch if Interrupt Mask Clear | BMC |
| Branch if Minus | BMI |
| Branch if Interrupt Mask Set | BMS |
| Branch if Not Equal | BNE |
| Branch if Plus | BPL |
| Branch Always | BRA |
| Branch if Bit n in Memory Clear | BRCLR |
| Branch if Bit n in Memory Set | BRSET |
| Branch Never | BRN |
| Branch to Subroutine | BSR |

### 4.2.11 Memory-to-Memory Immediate to Direct

Move immediate to direct (MOV imm/dir) is a 3-byte, 4-cycle addressing mode generally used to initialize variables and registers in the direct page. The operand in the byte immediately following the opcode is stored in the direct page location addressed by the second byte following the opcode. The MOV instruction associated with this addressing mode does not affect the accumulator value. This example shows that by eliminating the accumulator from the data transfer process, the number of execution cycles decreases from 9 to 4 for a similar immediate to direct operation.

| Machine |  |  |
| :---: | :---: | :---: | :---: |
| Code | Operation Operand | Comments |

* Data movement with accumulator

| B750 | (2 cycles) | PSHA |  | ;Save current A <br> ; value |
| :---: | :---: | :---: | :---: | :---: |
| A622 | (2 cycles) | LDA | \#\$22 | ; $A=\$ 22$ |
| B7F0 | (3 cycles) | STA | \$F0 | ;Store $\$ 22$ into \$FO |
| B650 | (2 cycles) <br> 9 cycles | PULA |  | ;Restore A value |
| * Data | movement without | accumulator |  |  |
| 6E22F0 | (4 cycles) | MOV | \# \$22, \$F0 | $\begin{aligned} & \text {;Location \$F0 } \\ & \text {; }=\$ 22 \end{aligned}$ |

### 4.2.12 Memory-to-Memory Direct to Direct

Move direct to direct (MOV dir/dir) is a 3-byte, 5 -cycle addressing mode generally used in register-to-register movements of data from within the direct page. The operand in the direct page location addressed by the byte immediately following the opcode is stored in the direct page location addressed

## Addressing Modes

by the second byte following the opcode. The MOV instruction associated with this addressing mode does not affect the accumulator value. As with the previous addressing mode,
eliminating the accumulator from the data transfer process reduces the number of execution cycles from 10 to 5 for similar direct-to-direct operations (see example). This savings can be substantial for a program containing numerous register-to-register data transfers.

| Machine | Label Operation Operand | Comments |
| :--- | :--- | :--- |
| Code |  |  |


| B750 | (2 cycles) | PSHA |  | ; Save A value |
| :---: | :---: | :---: | :---: | :---: |
| B6F0 | (3 cycles) | LDA | \$F0 | ; Get contents <br> ; Of \$FO |
| B7F1 | (3 cycles) | STA | \$F1 | ;Location \$F1=\$F0 |
| B650 | (2 cycles) | PULA |  | ; Restore A value |
|  | 10 cycles |  |  |  |
| * Data movement without accumulator |  |  |  |  |
| 4EF0F1 | (5 cycles) | MOV | \$F0, \$F1 | ; Move contents of |
|  |  |  |  | ; \$F0 to \$F1 |

### 4.2.13 Memory-to-Memory Indexed to Direct with Post Increment

Move indexed to direct, post increment (MOV ix+/dir) is a 2-byte, 4-cycle addressing mode generally used to transfer tables addressed by the index register to a register in the direct page. The tables can be located anywhere in the 64-Kbyte map and can be any size. This instruction does not affect the accumulator value. The operand addressed by $\mathrm{H}: \mathrm{X}$ is stored in the direct page location addressed by the byte following the opcode. $\mathrm{H}: \mathrm{X}$ is incremented after the move.

This addressing mode is effective for transferring a buffer stored in RAM to a serial transmit register, as shown in the following example. Table 4-8 lists the memory-to-memory move instructions.

NOTE
Move indexed to direct, post increment instructions will increment $H$ if $X$ is incremented past \$FF.

This example illustrates an interrupt-driven SCI transmit service routine supporting a circular buffer.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | SIZE | EQU | 16 | ;TX circular <br> ;buffer length |
|  | SCSR1 | EQU | \$16 | ;SCI status ; register 1 |
|  | SCDR | EQU | \$18 | ;SCI transmit <br> ; data register |
|  |  | ORG | \$50 |  |
|  | PTR_OUT | RMB | 2 | ; Circular buffer <br> ; data out pointer |
|  | PTR_IN | RMB | 2 | ; Circular buffer <br> ;data in pointer |

CPU08 Central Processor Unit Reference Manual, Rev. 4

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | TX_B | RMB | SIZE | ; Circular buffer |
|  | * |  |  |  |
|  | * SCI transmit data register empty in <br> * service routine <br> * |  |  |  |
|  |  | ORG | \$6E00 |  |
| 5550 | TX_INT | LDHX | PTR_OUT | ;Load pointer |
| B6 16 |  | LDA | SCSR1 | ; Dummy read of <br> ;SCSR1 as part of <br> ; the TDRE reset |
| 7E 18 |  | MOV | X+, SCDR | ; Move new byte to ;SCI data reg. <br> ; Clear TDRE. Post <br> ;increment $\mathrm{H}: \mathrm{X}$. |
| 6500 |  | CPHX | \#TX_B + | ; Gone past end of |
| 64 |  |  | SIZE | ; circular buffer? |
| 2303 |  | BLS | NOLOOP | ;If not, continue |
| 4500 |  | LDHX | \#TX_B | ; Else reset to |
| 54 |  |  |  | ; start of buffer |
| 3550 | NOLOOP | STHX | PTR_OUT | ; Save new <br> ; pointer value |
| 80 |  | RTI |  | ;Return |

### 4.2.14 Memory-to-Memory Direct to Indexed with Post Increment

Move direct to indexed, post increment (MOV dir/ix+) is a 2-byte, 4-cycle addressing mode generally used to fill tables from registers in the direct page. The tables can be located anywhere in the 64-Kbyte map and can be any size. The instruction associated with this addressing mode does not affect the accumulator value. The operand in the direct page location addressed by the byte immediately following the opcode is stored in the location addressed by $\mathrm{H}: \mathrm{X} . \mathrm{H}: \mathrm{X}$ is incremented after the move.

An example of this addressing mode would be in filling a serial receive buffer located in RAM from the receive data register. Table 4-8 lists the memory-to-memory move instructions.

NOTE
Move direct to indexed, post increment instructions will increment $H$ if $X$ is incremented past \$FF.

This example illustrates an interrupt-driven SCI receive service routine supporting a circular buffer.

| Machine <br> Code | Label | Operation | Operand | Comments |
| :--- | :--- | :--- | :--- | :--- |
|  | SIZE | EQU | 16 | ;RX circular <br> ; buffer length |
|  |  |  | ;SCI status reg.1 |  |
|  | SCSR1 | EQU | $\$ 16$ | ;SCI receive data reg. |
|  | SCDR | EQU | $\$ 18$ |  |
|  |  | ORG | $\$ 70$ |  |

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Addressing Modes

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | PTR_OUT | RMB | 2 | ;Circular buffer <br> ;data out pointer |
|  | PTR_IN | RMB | 2 | ; Circular buffer <br> ;data in pointer |
|  | RX_B | RMB | SIZE | ; Circular buffer |
|  | * SCI receive data register full interrupt <br> * service routine <br> * |  |  |  |
|  |  | ORG | \$6E00 |  |
| 5572 | RX_INT | LDHX | PTR_IN | ;Load pointer |
| B6 16 |  | LDA | SCSR1 | ; Dummy read of SCSR1 <br> ;as part of the RDRF reset |
| 5E 18 |  | MOV | SCDR , $\mathrm{X}+$ | ; Move new byte from <br> ;SCI data reg. <br> ; Clear RDRF. Post <br> ;increment $\mathrm{H}: \mathrm{X}$. |
| 6500 |  | CPHX | \#RX_B + | ; Gone past end of |
| 64 |  |  | SIZE | ; circular buffer? |
| 2303 |  | BLS | NOLOOP | ;If not continue |
| 4500 |  | LDHX | \#RX_B | ; Else reset to |
| 54 |  |  |  | ;start of buffer |
| 3552 | NOLOOP | STHX | PTR_IN | ; Save new pointer value |
| 80 |  | RTI |  | ;Return |

Table 4-8. Memory-to-Memory Move Instructions

| Instruction | Mnemonic |
| :--- | :---: |
| Move Immediate Operand to Direct Memory Location | MOV |
| Move Direct Memory Operand to Another Direct Memory Location | MOV |
| Move Indexed Operand to Direct Memory Location | MOV |
| Move Direct Memory Operand to Indexed Memory Location | MOV |

### 4.2.15 Indexed with Post Increment

Indexed, no offset with post increment instructions are 2-byte instructions that address operands, then increment $\mathrm{H}: \mathrm{X}$. X contains the low byte of the conditional address of the operand; H contains the high byte. The sum is the conditional address of the operand. This addressing mode is generally used for table searches. Table 4-9 lists the indexed with post increment instructions.

NOTE
Indexed with post increment instructions will increment $H$ if $X$ is incremented past \$FF.

### 4.2.16 Indexed, 8-Bit Offset with Post Increment

Indexed, 8-bit offset with post increment instructions are 3-byte instructions that access operands with variable addresses, then increment $\mathrm{H}: \mathrm{X}$. X contains the low byte of the conditional address of the operand; H contains the high byte. The sum is the conditional address of the operand. As with indexed, no offset, this addressing mode is generally used for table searches. Table 4-9 lists the indexed with post increment instructions.

NOTE
Indexed, 8-bit offset with post increment instructions will increment $H$ if $X$ is incremented past \$FF.

This example uses the CBEQ (compare and branch if equal) instruction to show the two different indexed with post increment addressing modes.


Table 4-9. Indexed and Indexed, 8-Bit Offset with Post Increment Instructions

| Instruction | Mnemonic |
| :--- | :---: |
| Compare and Branch if Equal, Indexed (H:X) | CBEQ |
| Compare and Branch if Equal, Indexed (H:X), 8-Bit Offset | CBEQ |
| Move Indexed Operand to Direct Memory Location | MOV |
| Move Direct Memory Operand to Indexed Memory Location | MOV |

### 4.3 Instruction Set Summary

Table 4-10 provides a summary of the M 68 HC 08 instruction set in all possible addressing modes. The table shows operand construction, execution time in internal bus clock cycles, and cycle-by-cycle details for each addressing mode variation of each instruction.

## Addressing Modes

Table 4-10. Instruction Set Summary (Sheet 1 of 8)

| Source Form | Operation |  | Object Code | $$ | Cyc-by-Cyc <br> Details | Affect on CCR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | V11 H | I N Z C |
| ADC \#opr8i <br> ADC opr8a <br> ADC opr16a <br> ADC oprx16,X <br> ADC oprx8,X <br> ADC ,X <br> ADC oprx16,SP <br> ADC oprx8,SP | Add with Carry $\mathrm{A} \leftarrow(\mathrm{~A})+(\mathrm{M})+(\mathrm{C})$ | IMM DIR EXT IX2 IX1 IX SP2 SP1 | A9 ii B9 dd C9 hh ll D9 ee ff E9 ff F9 9E D9 ee ff 9E E9 ff | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { pp } \\ & \text { prp } \\ & \text { pprp } \\ & \text { pppr } \\ & \text { ppr } \\ & \text { pr } \\ & \text { ppppr } \\ & \text { pppr } \end{aligned}$ | $\ddagger 111$ | $-\downarrow \downarrow \downarrow$ |
| ADD \#opr8i <br> ADD opr8a <br> ADD opr16a <br> ADD oprx16,X <br> ADD oprx8,X <br> ADD ,X <br> ADD oprx16,SP <br> ADD oprx8,SP | Add without Carry $\mathrm{A} \leftarrow(\mathrm{~A})+(\mathrm{M})$ | IMM DIR EXT IX2 IX1 IX SP2 SP1 | AB ii BB dd CB hh ll DB ee ff EB ff FB $9 E$ DB ee ff $9 E$ EB ff | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | pp prp pprp pppr ppr pr ppppr pppr | - 11 . | - . . |
| AIS \#opr8i | Add Immediate Value (Signed) to Stack Pointer $S P \leftarrow(S P)+(M)$ | IMM | A7 ii | 2 | pp | - 11 - | - - - - |
| AIX \#opr8i | Add Immediate Value (Signed) to Index Register (H:X) $H: X \leftarrow(H: X)+(M)$ | IMM | AF ii | 2 | pp | - 11 - | - - - - |
| AND \#opr8i <br> AND opr8a <br> AND opr16a <br> AND oprx16,X <br> AND oprx8,X <br> AND ,X <br> AND oprx16,SP <br> AND oprx8,SP | Logical AND $A \leftarrow(A) \&(M)$ | IMM DIR EXT IX2 IX1 IX SP2 SP1 | A4 ii B4 dd C4 hh ll D4 ee ff E4 ff F4 9E D4 ee ff 9E E4 ff | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | pp <br> prp <br> pprp <br> pppr <br> ppr <br> pr <br> ppppr <br> pppr | 011 - | - . - |
| ASL opr8a ASLA ASLX <br> ASL oprx8,X <br> ASL ,X <br> ASL oprx8,SP |  | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | 38 dd 48 58 68 ff 78 9 E 68 ff | $\begin{aligned} & 4 \\ & 1 \\ & 1 \\ & 4 \\ & 3 \\ & 5 \end{aligned}$ | prwp p p pprw prw ppprw | - 11 - | - . . |
| ASR opr8a <br> ASRA <br> ASRX <br> ASR oprx8,X <br> ASR ,X <br> ASR oprx8,SP | Arithmetic Shift Right | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | 37 dd  <br> 47  <br> 57  <br> 67 ff  <br> 77  <br> 9 E 67 ff | $\begin{aligned} & 4 \\ & 1 \\ & 1 \\ & 4 \\ & 3 \\ & 5 \end{aligned}$ | prwp <br> p <br> p <br> pprw <br> prw <br> ppprw | . 11 - | - |
| BCC rel | Branch if Carry Bit Clear (if $\mathrm{C}=0$ ) | REL | 24 rr | 3 | pdp | - 11 - | - - - - |
| BCLR n,opr8a | Clear Bit n in Memory $(\mathrm{Mn} \leftarrow 0)$ | DIR (b0) <br> DIR (b1) <br> DIR (b2) <br> DIR (b3) <br> DIR (b4) <br> DIR (b5) <br> DIR (b6) <br> DIR (b7) | 11 dd <br> 13 dd <br> 15 dd <br> 17 dd <br> 19 dd <br> 1B dd <br> 1D dd <br> 1F dd | $\begin{aligned} & 4 \\ & 4 \\ & 4 \\ & 4 \\ & 4 \\ & 4 \\ & 4 \\ & 4 \end{aligned}$ | prwp <br> prwp <br> prwp <br> prwp <br> prwp <br> prwp <br> prwp <br> prwp | - 11 - | - - - - |

Table 4-10. Instruction Set Summary (Sheet 2 of 8)

| Source Form | Operation |  | Object Code | $$ | Cyc-by-Cyc Details | Affect on CCR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | V11 H | I N Z C |
| BCS rel | Branch if Carry Bit Set (if $\mathrm{C}=1$ ) (Same as BLO) | REL | 25 rr | 3 | pdp | - 11 - | - - - - |
| BEQ rel | Branch if Equal (if $Z=1$ ) | REL | 27 rr | 3 | pdp | - 11 - | - - - - |
| BGE rel | Branch if Greater Than or Equal To (if $\mathrm{N} \oplus \mathrm{V}=0$ ) (Signed) | REL | 90 rr | 3 | pdp | - 11 - | - - - - |
| BGT rel | Branch if Greater Than (if $\mathrm{Z} \mid(\mathrm{N} \oplus \mathrm{V})=0$ ) (Signed) | REL | $92 r r$ | 3 | pdp | - 11 - | - - - - |
| BHCC rel | Branch if Half Carry Bit Clear (if $\mathrm{H}=0$ ) | REL | 28 rr | 3 | pdp | - 11 - | - - - - |
| BHCS rel | Branch if Half Carry Bit Set (if $\mathrm{H}=1$ ) | REL | 29 rr | 3 | pdp | - 11 - | - - - |
| BHI rel | Branch if Higher (if $\mathrm{C} \mathrm{I} \mathrm{Z} \mathrm{=} \mathrm{0)}$ | REL | 22 rr | 3 | pdp | - 11 - | - - - - |
| BHS rel | Branch if Higher or Same (if $\mathrm{C}=0$ ) (Same as BCC) | REL | $24 r r$ | 3 | pdp | - 11 - | - - - |
| BIH rel | Branch if IRQ Pin High (if IRQ pin = 1) | REL | 2Frr | 3 | pdp | - 11 - | - - - |
| BIL rel | Branch if IRQ Pin Low (if IRQ pin $=0$ ) | REL | 2Err | 3 | pdp | - 11 - | - |
| BIT \#opr8i <br> BIT opr8a <br> BIT opr16a <br> BIT oprx16,X <br> BIT oprx8,X <br> BIT ,X <br> BIT oprx16,SP <br> BIT oprx8,SP | Bit Test <br> (A) \& (M) <br> (CCR Updated but Operands Not Changed) | $\begin{array}{\|l\|} \hline \text { IMM } \\ \text { DIR } \\ \text { EXT } \\ \text { IX2 } \\ \text { IX1 } \\ \text { IX } \\ \text { SP2 } \\ \text { SP1 } \end{array}$ | A5 ii B5 dd C5 hh ll D5 ee ff E5 ff F5 9E D5 ee ff $9 E$ E5 ff | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | pp <br> prp <br> pprp <br> pppr <br> ppr <br> pr <br> ppppr <br> pppr | 011 - | - . - |
| BLE rel | Branch if Less Than or Equal To (if $\mathrm{ZI}(\mathrm{N} \oplus \mathrm{V})=1$ ) (Signed) | REL | 93 rr | 3 | pdp | - 11 - | - - - |
| BLO rel | Branch if Lower (if C = 1) (Same as BCS) | REL | 25 rr | 3 | pdp | - 11 - | - - - |
| BLS rel | Branch if Lower or Same (if $\mathrm{C} \mid \mathrm{Z}=1$ ) | REL | 23 rr | 3 | pdp | - 11 - | - - - |
| BLT rel | Branch if Less Than (if $\mathrm{N} \oplus \mathrm{V}=1$ ) (Signed) | REL | 91 rr | 3 | pdp | - 11 - | - |
| BMC rel | Branch if Interrupt Mask Clear (if I = 0) | REL | 2 Crr | 3 | pdp | - 11 - | - |
| BMI rel | Branch if Minus (if $\mathrm{N}=1$ ) | REL | 2Brr | 3 | pdp | - 11 - | - - - |
| BMS rel | Branch if Interrupt Mask Set (if I = 1) | REL | 2D rr | 3 | pdp | - 11 - | - - - |
| BNE rel | Branch if Not Equal (if $\mathrm{Z}=0$ ) | REL | 26 rr | 3 | pdp | - 11 - | - - |
| BPL rel | Branch if Plus (if $\mathrm{N}=0$ ) | REL | 2Arr | 3 | pdp | - 11 - | - - |
| BRA rel | Branch Always (if I = 1) | REL | 20 rr | 3 | pdp | - 11 - | - - - |
| BRCLR n,opr8a,rel | Branch if Bit $n$ in Memory Clear (if $(\mathrm{Mn})=0$ ) | DIR (b0) <br> DIR (b1) <br> DIR (b2) <br> DIR (b3) <br> DIR (b4) <br> DIR (b5) <br> DIR (b6) <br> DIR (b7) | 01 dd rr <br> 03 dd rr <br> 05 dd rr <br> 07 dd rr <br> 09 dd rr <br> OB dd rr <br> OD dd rr <br> OF dd rr | $\begin{aligned} & 5 \\ & 5 \\ & 5 \\ & 5 \\ & 5 \\ & 5 \\ & 5 \\ & 5 \end{aligned}$ | prpdp prpdp prpdp prpdp prpdp prpdp prpdp prpdp | - 11 - | $---\mathfrak{l}$ |
| BRN rel | Branch Never (if I = 0) | REL | 21 rr | 3 | pdp | - 11 - | - - - - |

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Addressing Modes

Table 4-10. Instruction Set Summary (Sheet 3 of 8)

| Source Form | Operation |  | Object Code | $$ | Cyc-by-Cyc Details | Affect on CCR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | V11 H | I N Z C |
| BRSET n,opr8a,rel | Branch if Bit $n$ in Memory Set (if $(\mathrm{Mn})=1$ ) | DIR (b0) <br> DIR (b1) <br> DIR (b2) <br> DIR (b3) <br> DIR (b4) <br> DIR (b5) <br> DIR (b6) <br> DIR (b7) | 00 dd rr <br> 02 dd rr <br> 04 dd rr <br> 06 dd rr <br> 08 dd rr <br> OA dd rr <br> OC dd rr <br> $0 E d d r r$ | $\begin{aligned} & \hline 5 \\ & 5 \\ & 5 \\ & 5 \\ & 5 \\ & 5 \\ & 5 \\ & 5 \end{aligned}$ | prpdp prpdp prpdp prpdp prpdp prpdp prpdp prpdp | - 11 - | - - - $\ddagger$ |
| BSET n,opr8a | Set Bit $n$ in Memory $(\mathrm{Mn} \leftarrow 1)$ | DIR (b0) <br> DIR (b1) <br> DIR (b2) <br> DIR (b3) <br> DIR (b4) <br> DIR (b5) <br> DIR (b6) <br> DIR (b7) | 10 dd <br> 12 dd <br> 14 dd <br> 16 dd <br> 18 dd <br> 1A dd <br> 1C dd <br> 1E dd | $\begin{aligned} & 4 \\ & 4 \\ & 4 \\ & 4 \\ & 4 \\ & 4 \\ & 4 \\ & 4 \end{aligned}$ | prwp <br> prwp <br> prwp <br> prwp <br> prwp <br> prwp <br> prwp <br> prwp | - 11 - | - - - |
| BSR rel |  | REL | AD rr | 4 | pssp | - 11 - | - - - - |
| CBEQ opr8a,rel CBEQA \#opr8i,rel CBEQX \#opr8i,rel CBEQ oprx8, $\mathrm{X}_{+}$,rel CBEQ , $\mathrm{X}+$, rel CBEQ oprx8,SP,rel | $\begin{array}{\|ll} \hline \text { Compare and... } & \text { Branch if }(A)=(M) \\ & \text { Branch if }(A)=(M) \\ & \text { Branch if }(X)=(M) \\ & \text { Branch if }(A)=(M) \\ & \text { Branch if }(A)=(M) \\ & \text { Branch if }(A)=(M) \end{array}$ | DIR <br> IMM <br> IMM <br> IX1+ <br> IX+ <br> SP1 | 31 dd rr  <br> 41 ii $r r$ <br> 51 ii rr  <br> 61 ff rr <br> 71 rr  <br> 9 E 61 ff <br> rr   | $\begin{aligned} & 5 \\ & 4 \\ & 4 \\ & 5 \\ & 4 \\ & 6 \end{aligned}$ | pprdp <br> ppdp <br> ppdp <br> pprdp <br> prdp <br> ppprdp | - 11 - | - - - |
| CLC | Clear Carry Bit ( $\mathrm{C} \leftarrow 0$ ) | INH | 98 | 1 | p | - 11 - | $---0$ |
| CLI | Clear Interrupt Mask Bit (I $\leftarrow 0)$ | INH | 9A | 2 | pd | - 11 - | 0--- |
| CLR opr8a CLRA CLRX CLRH CLR oprx8,X CLR ,X CLR oprx8,SP | $\begin{aligned} \text { Clear } & \mathrm{M} \leftarrow \$ 00 \\ & \mathrm{~A} \leftarrow \$ 00 \\ & \mathrm{X} \leftarrow \$ 00 \\ & \mathrm{H} \leftarrow \$ 00 \\ & \mathrm{M} \leftarrow \$ 00 \\ & \mathrm{M} \leftarrow \$ 00 \\ & \mathrm{M} \leftarrow \$ 00 \end{aligned}$ | DIR <br> INH <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | 3 F dd 4 F 5 F 8 C 6 F ff 7 F 9 E 6 ff | $\begin{aligned} & 3 \\ & 1 \\ & 1 \\ & 1 \\ & 3 \\ & 2 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { pwp } \\ & p \\ & \text { p } \\ & \text { p } \\ & \text { ppw } \\ & \text { pw } \\ & \text { pppw } \end{aligned}$ | 011 - | - 01 - |
| CMP \#opr8i <br> CMP opr8a <br> CMP opr16a <br> CMP oprx16,X <br> CMP oprx8,X <br> CMP , X <br> CMP oprx16,SP <br> CMP oprx8,SP | Compare Accumulator with Memory $A-M$ <br> (CCR Updated But Operands Not Changed) | IMM DIR EXT IX2 IX1 IX SP2 SP1 | A1 ii B1 dd C1 hh ll D1 ee ff E1 ff F1 9E D1 ee ff 9E E1 ff | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | pp <br> prp <br> pprp <br> pppr <br> ppr <br> pr <br> ppppr <br> pppr | 11 1- | $-\downarrow \downarrow \ddagger$ |
| COM opr8a <br> COMA <br> COMX <br> COM oprx8,X <br> COM ,X <br> COM oprx8,SP | $\begin{array}{\|ll} \hline \begin{array}{l} \text { Complement } \\ \text { (One's Complement) } \end{array} & \mathrm{A} \leftarrow(\overline{\mathrm{M}})=\$ F F-(\bar{A})=\$ F F-(\mathrm{A}) \\ & \mathrm{X} \leftarrow(\overline{\mathrm{X}})=\$ \mathrm{FF}-(\mathrm{X}) \\ & \mathrm{M} \leftarrow(\overline{\mathrm{M}})=\$ F F-(\mathrm{M}) \\ & \mathrm{M} \leftarrow(\overline{\mathrm{M}})=\$ F F-(\mathrm{M}) \\ & \mathrm{M} \leftarrow(\overline{\mathrm{M}})=\$ F F-(\mathrm{M}) \end{array}$ | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | 33 dd  <br> 43  <br> 53  <br> 63 ff  <br> 73  <br> $9 \mathrm{E} \quad 63 \mathrm{ff}$  | $\begin{aligned} & 4 \\ & 1 \\ & 1 \\ & 4 \\ & 3 \\ & 5 \end{aligned}$ | prwp <br> p <br> p <br> pprw <br> prw <br> ppprw | 011 - | $-\downarrow \ddagger 1$ |
| CPHX \#opr CPHX opr | Compare Index Register (H:X) with Memory (H:X) - (M:M + \$0001) <br> (CCR Updated But Operands Not Changed) | IMM DIR | $\begin{aligned} & 65 \text { ii jj } \\ & 75 \mathrm{dd} \end{aligned}$ | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { ppp } \\ & \text { prrp } \end{aligned}$ | I1 1- | $-\downarrow \ddagger \ddagger$ |

CPU08 Central Processor Unit Reference Manual, Rev. 4

Table 4-10. Instruction Set Summary (Sheet 4 of 8)

| Source Form | Operation |  |  | Object Code | $\begin{aligned} & \text { d } \\ & \frac{0}{0} \\ & 0 \end{aligned}$ | Cyc-by-Cyc Details | Affect on CCR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V 11 H |  |  |  | I N Z C |
| CPX \#opr8i <br> CPX opr8a <br> CPX opr16a <br> CPX oprx16,X <br> CPX oprx8,X <br> CPX ,X <br> CPX oprx16,SP <br> CPX oprx8,SP | Compare X (Index Register Low) with Memory X - M <br> (CCR Updated But Operands Not Changed) |  |  | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP2 <br> SP1 | A3 ii <br> B3 dd <br> C3 hh ll <br> D3 ee ff <br> E3 ff <br> F3 <br> 9E D3 ee ff <br> 9E E3 ff | $\begin{aligned} & \hline 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | pp <br> prp <br> pprp <br> pppr <br> ppr <br> pr <br> ppppr <br> pppr | I1 1 - |  |
| DAA | Decimal Ad After ADD | ust Accumulator ADC of BCD Values | INH | 72 | 2 | pp | U 11 - | $-\ddagger \pm 1$ |
| DBNZ opr8a,rel DBNZA rel DBNZX rel DBNZ oprx8,X,rel DBNZ ,X,rel DBNZ oprx8,SP,rel | Decrement A, X, or M and Branch if Not Zero (if (result) $\neq 0$ ) <br> DBNZX Affects X Not H |  | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | 3B dd rr 4B rr 5B rr 6B ff rr 7B rr 9E 6 B ff rr | $\begin{aligned} & 5 \\ & 3 \\ & 3 \\ & 5 \\ & 4 \\ & 6 \end{aligned}$ | pprwp <br> pdp <br> pdp <br> pprwp <br> prwp <br> ppprwp | - 11 - | - - - |
| DEC opr8a <br> DECA <br> DECX <br> DEC oprx8,X <br> DEC ,X <br> DEC oprx8,SP | Decrement | $\begin{aligned} & M \leftarrow(M)-\$ 01 \\ & A \leftarrow(A)-\$ 01 \\ & X \leftarrow(X)-\$ 01 \\ & M \leftarrow(M)-\$ 01 \\ & M \leftarrow(M)-\$ 01 \\ & M \leftarrow(M)-\$ 01 \end{aligned}$ | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | 3A dd 4A 5A 6A ff 7A 9E 6A ff | 4 1 1 4 3 5 | $\begin{aligned} & \text { prwp } \\ & \text { p } \\ & \text { p } \\ & \text { pprw } \\ & \text { prw } \\ & \text { ppprw } \end{aligned}$ | 士1 1 - | - I I - |
| DIV | Divide$A \leftarrow(H: A) \div(X) ; H \leftarrow \text { Remainder }$ |  | INH | 52 | 7 | pdpdddd | - 11 - | - - $\ddagger \ddagger$ |
| EOR \#opr8i <br> EOR opr8a <br> EOR opr16a <br> EOR oprx16,X <br> EOR oprx8,X <br> EOR ,X <br> EOR oprx16,SP <br> EOR oprx8,SP | Exclusive OR Memory with Accumulator$A \leftarrow(A \oplus M)$ |  | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP2 <br> SP1 | A8 ii <br> B8 dd <br> C8 hh ll <br> D8 ee ff <br> E8 ff <br> F8 <br> 9E D8 ee ff <br> 9E E8 ff | 2 3 4 4 3 2 5 4 | pp <br> prp <br> pprp <br> pppr <br> ppr <br> pr <br> ppppr <br> pppr | 011 - | - $\ddagger$ - |
| INC opr8a <br> INCA <br> INCX <br> INC oprx8,X <br> INC ,X <br> INC oprx8,SP | Increment | $\begin{aligned} & M \leftarrow(M)+\$ 01 \\ & A \leftarrow(A)+\$ 01 \\ & X \leftarrow(X)+\$ 01 \\ & M \leftarrow(M)+\$ 01 \\ & M \leftarrow(M)+\$ 01 \\ & M \leftarrow(M)+\$ 01 \end{aligned}$ | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | $\begin{aligned} & 3 \mathrm{C} \mathrm{dd} \\ & 4 \mathrm{C} \\ & 5 \mathrm{C} \\ & 6 \mathrm{C} \text { ff } \\ & 7 \mathrm{C} \\ & 9 \mathrm{E} \mathrm{6C} \mathrm{ff} \end{aligned}$ | 4 1 1 4 3 5 | $\begin{array}{\|l} \text { prwp } \\ \text { p } \\ \text { p } \\ \text { pprw } \\ \text { prw } \\ \text { ppprw } \\ \hline \end{array}$ | I1 1 - | - $\ddagger \ddagger$ - |
| JMP opr8a JMP opr16a JMP oprx16,X JMP oprx8,X JMP , X | Jump <br> PC $\leftarrow$ Jump Address |  | $\begin{aligned} & \text { DIR } \\ & \text { EXT } \\ & \text { IX2 } \\ & \text { IX1 } \\ & \text { IX } \end{aligned}$ | BC dd <br> CC hh 11 <br> DC ee ff <br> EC ff <br> FC | 2 3 4 3 2 | pp <br> ppp <br> ppdp <br> pdp <br> pp | - 11 - | - - - |
| JSR opr8a JSR opr16a JSR oprx16,X JSR oprx8,X JSR , X | Jump to Subroutine <br> $\mathrm{PC} \leftarrow(\mathrm{PC})+n(n=1,2$, or 3$)$ <br> Push (PCL); SP $\leftarrow(S P)-\$ 0001$ <br> Push (PCH); SP $\leftarrow(S P)-\$ 0001$ <br> $\mathrm{PC} \leftarrow$ Unconditional Address |  | $\begin{aligned} & \text { DIR } \\ & \text { EXT } \\ & \text { IX2 } \\ & \text { IX1 } \\ & \text { IX } \end{aligned}$ | BD dd <br> CD hh ll <br> DD ee ff <br> ED ff <br> FD | 4 5 6 5 4 | pssp ppssp ppssdp pssdp pssp | - 11 - | - - - |

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Addressing Modes

Table 4-10. Instruction Set Summary (Sheet 5 of 8)

| Source Form | Operation |  | Object Code | $\begin{aligned} & \dot{\theta} \\ & \frac{0}{0} \\ & \vdots \end{aligned}$ | Cyc-by-Cyc Details | Affect on CCR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | V11 H | I N Z C |
| LDA \#opr8i <br> LDA opr8a <br> LDA opr16a <br> LDA oprx16,X <br> LDA oprx8,X <br> LDA , X <br> LDA oprx16,SP <br> LDA oprx8,SP | Load Accumulator from Memory $\mathrm{A} \leftarrow(\mathrm{M})$ | IMM DIR EXT IX2 IX1 IX SP2 SP1 | A6 ii B6 dd C6 hh ll D6 ee ff E6 ff F6 9E D6 ee ff 9E E6 ff | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | pp <br> prp <br> pprp <br> pppr <br> ppr <br> pr <br> ppppr <br> pppr | 011 - | - 1 I - |
| LDHX \#opr LDHX opr | Load Index Register (H:X) $\mathrm{H}: \mathrm{X} \leftarrow(\mathrm{M}: \mathrm{M}+\$ 0001)$ | IMM DIR | $\begin{aligned} & 45 \text { ii jj } \\ & 55 \text { dd } \end{aligned}$ | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | ppp <br> prrp | 0 11 - | $-\downarrow \downarrow$ - |
| LDX \#opr8i <br> LDX opr8a <br> LDX opr16a <br> LDX oprx16,X <br> LDX oprx8,X <br> LDX ,X <br> LDX oprx16,SP <br> LDX oprx8,SP | Load X (Index Register Low) from Memory $X \leftarrow(M)$ | IMM DIR EXT IX2 IX1 IX SP2 SP1 | AE ii BE dd CE hh ll DE ee ff EE ff FE $9 E$ DE ee ff $9 E$ EE ff | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | pp <br> prp <br> pprp <br> pppr <br> ppr <br> pr <br> ppppr <br> pppr | 011 - | - 1 I - |
| LSL opr8a <br> LSLA <br> LSLX <br> LSL oprx8,X <br> LSL ,X <br> LSL oprx8,SP | Logical Shift Left <br> (Same as ASL) | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | 38 dd  <br> 48  <br> 58  <br> 68 ff <br> 78  <br> 9 E 68 ff | $\begin{aligned} & 4 \\ & 1 \\ & 1 \\ & 4 \\ & 3 \\ & 5 \end{aligned}$ | $\begin{aligned} & \text { prwp } \\ & \text { p } \\ & \text { p } \\ & \text { pprw } \\ & \text { prw } \\ & \text { ppprw } \end{aligned}$ | 111- | $-\downarrow \downarrow \downarrow$ |
| LSR opr8a <br> LSRA <br> LSRX <br> LSR oprx8,X <br> LSR ,X <br> LSR oprx8,SP | Logical Shift Right | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | 34 dd <br> 44  <br> 54  <br> 64 ff <br> 74  <br> 9 E 64 ff | $\begin{aligned} & 4 \\ & 1 \\ & 1 \\ & 4 \\ & 3 \\ & 5 \end{aligned}$ | prwp <br> p <br> p <br> pprw <br> prw <br> ppprw | 111- | $-0 \downarrow \ddagger$ |
| MOV opr8a,opr8a <br> MOV opr8a,X+ <br> MOV \#opr8i,opr8a <br> MOV ,X+,opr8a | Move $(\mathrm{M})_{\text {destination }} \leftarrow(\mathrm{M})_{\text {source }}$ In IX+/DIR and DIR/IX+ Modes, $\mathrm{H}: \mathrm{X} \leftarrow(\mathrm{H}: \mathrm{X})+\$ 0001$ | DIR/DIR <br> DIR/IX+ <br> IMM/DIR <br> IX+/DIR | $\begin{aligned} & 4 \mathrm{E} \text { dd dd } \\ & 5 \mathrm{E} \text { dd } \\ & 6 \mathrm{E} \text { ii dd } \\ & 7 \mathrm{E} \text { dd } \end{aligned}$ | $\begin{aligned} & 5 \\ & 4 \\ & 4 \\ & 4 \end{aligned}$ | prpwp <br> prwp <br> ppwp <br> prwp | 011 - | - 1 I - |
| MUL | Unsigned multiply $X: A \leftarrow(X) \times(A)$ | INH | 42 | 5 | ppddd | - 110 | - - - 0 |
| NEG opr8a <br> NEGA <br> NEGX <br> NEG oprx8,X <br> NEG ,X <br> NEG oprx8,SP | Negate $M \leftarrow-(M)=\$ 00-(M)$ <br> (Two's Complement) $A \leftarrow-(A)=\$ 00-(A)$ <br>  $X \leftarrow-(X)=\$ 00-(X)$ <br>  $M \leftarrow-(M)=\$ 00-(M)$ <br>  $M \leftarrow-(M)=\$ 00-(M)$ <br>  $M \leftarrow-(M)=\$ 00-(M)$ | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | 30 dd  <br> 40  <br> 50  <br> 60 ff <br> 70  <br> 9 E 60 ff | $\begin{aligned} & 4 \\ & 1 \\ & 1 \\ & 4 \\ & 3 \\ & 5 \end{aligned}$ | prwp <br> p <br> p <br> pprw <br> prw <br> ppprw | 111- | $-\downarrow \downarrow \downarrow$ |
| NOP | No Operation - Uses 1 Bus Cycle | INH | 9D | 1 | p | - 11 - | - |
| NSA | Nibble Swap Accumulator $A \leftarrow(A[3: 0]: A[7: 4])$ | INH | 62 | 3 | ppd | - 11 - | - - - - |
| ORA \#opr8i ORA opr8a ORA opr16a ORA oprx16,X ORA oprx8,X ORA ,X ORA oprx16,SP ORA oprx8,SP | Inclusive OR Accumulator and Memory $A \leftarrow(A) \mid(M)$ | $\begin{aligned} & \text { IMM } \\ & \text { DIR } \\ & \text { EXT } \\ & \text { IX2 } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP2 } \\ & \text { SP1 } \end{aligned}$ | AA ii BA dd CA hh ll DA ee ff EA ff FA 9E DA ee ff 9E EA ff | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | pp <br> prp <br> pprp <br> pppr <br> ppr <br> pr <br> ppppr <br> pppr | 011 - | - 1 I - |

CPU08 Central Processor Unit Reference Manual, Rev. 4

Table 4-10. Instruction Set Summary (Sheet 6 of 8)

| Source Form | Operation |  | Object Code | $\begin{aligned} & \mathscr{y} \\ & \frac{0}{0} \\ & 0 \end{aligned}$ | Cyc-by-Cyc Details | Affect on CCR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | V11 H | I N Z C |
| PSHA | Push Accumulator onto Stack Push (A); SP $\leftarrow(S P)-\$ 0001$ | INH | 87 | 2 | ps | - 11 - | - - - - |
| PSHH | Push H (Index Register High) onto Stack Push (H); SP $\leftarrow(S P)-\$ 0001$ | INH | 8B | 2 | ps | - 11 - | - - - |
| PSHX | Push X (Index Register Low) onto Stack Push (X); SP $\leftarrow(S P)$ - \$0001 | INH | 89 | 2 | ps | - 11 - | - - - |
| PULA | Pull Accumulator from Stack SP $\leftarrow$ (SP + \$0001); Pull (A) | INH | 86 | 2 | pu | - 11 - | - - - - |
| PULH | Pull H (Index Register High) from Stack SP $\leftarrow$ (SP + \$0001); Pull (H) | INH | 8A | 2 | pu | - 11 - | - - - - |
| PULX | Pull X (Index Register Low) from Stack $\mathrm{SP} \leftarrow$ (SP + \$0001); Pull (X) | INH | 88 | 2 | pu | - 11 - | - - - - |
| ROL opr8a ROLA ROLX ROL oprx8,X ROL ,X ROL oprx8,SP | Rotate Left through Carry | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | 39 dd 49 59 69 ff 79 9 E 69 ff | $\begin{aligned} & 4 \\ & 1 \\ & 1 \\ & 4 \\ & 3 \\ & 5 \end{aligned}$ | prwp p p pprw prw ppprw | I 11 - | $-\downarrow \downarrow \downarrow$ |
| ROR opr8a <br> RORA <br> RORX <br> ROR oprx8,X <br> ROR ,X <br> ROR oprx8,SP | Rotate Right through Carry | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 |  36 dd <br> 46  <br> 56  <br> 66 ff <br> 76  <br> 9 E 66 ff | $\begin{aligned} & 4 \\ & 1 \\ & 1 \\ & 4 \\ & 3 \\ & 5 \end{aligned}$ | prwp <br> p <br> p <br> pprw <br> prw <br> ppprw | I 11 - | $-\downarrow \downarrow \ddagger$ |
| RSP | ```Reset Stack Pointer (Low Byte) SPL}\leftarrow$F (High Byte Not Affected)``` | INH | 9 C | 1 | p | - 11 - | - - - - |
| RTI | Return from Interrupt $\begin{aligned} & \text { SP } \leftarrow(S P)+\$ 0001 ; \text { Pull (CCR) } \\ & \text { SP } \leftarrow(S P)+\$ 0001 ; \text { Pull (A) } \\ & \text { SP } \leftarrow(S P)+\$ 0001 ; \text { Pull (X) } \\ & \text { SP } \leftarrow(S P)+\$ 0001 ; \text { Pull (PCH) } \\ & \text { SP } \leftarrow(S P)+\$ 0001 ; \text { Pull (PCL) } \end{aligned}$ | INH | 80 | 7 | puuuuup | 1111 | $\downarrow$ 1 $\downarrow$ |
| RTS | Return from Subroutine $\begin{aligned} & S P \leftarrow S P+\$ 0001 ; \text { Pull }(P C H) \\ & S P \leftarrow S P+\$ 0001 \text {; Pull }(P C L) \end{aligned}$ | INH | 81 | 4 | puup | - 11 - | - - - - |
| SBC \#opr8i <br> SBC opr8a <br> SBC opr16a <br> SBC oprx16,X <br> SBC oprx8,X <br> SBC ,X <br> SBC oprx16,SP <br> SBC oprx8,SP | Subtract with Carry $A \leftarrow(A)-(M)-(C)$ | IMM DIR EXT IX2 IX1 IX SP2 SP1 | A2 ii B2 dd C2 hh ll D2 ee ff E2 ff F2 9E D2 ee ff 9E E2 ff | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | pp <br> prp <br> pprp <br> pppr <br> ppr <br> pr <br> ppppr <br> pppr | I 11 - | $-\downarrow \downarrow \downarrow$ |
| SEC | Set Carry Bit ( $C \leftarrow 1$ ) | INH | 99 | 1 | p | - 11 - | ---1 |
| SEI | Set Interrupt Mask Bit $(I \leftarrow 1)$ | INH | 9B | 2 | pd | - 11 - | $1--$ |

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Addressing Modes

Table 4-10. Instruction Set Summary (Sheet 7 of 8)

| Source Form | Operation |  | Object Code | $$ | Cyc-by-Cyc Details | Affect on CCR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | V 11 H | I N Z C |
| STA opr8a STA opr16a STA oprx16,X STA oprx8,X STA ,X STA oprx16,SP STA oprx8,SP | Store Accumulator in Memory $M \leftarrow(A)$ | $\begin{aligned} & \hline \text { DIR } \\ & \text { EXT } \\ & \text { IX2 } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP2 } \\ & \text { SP1 } \end{aligned}$ | B7 dd  <br> C7 hh ll <br> D7 ee ff <br> E7 ff  <br> F7   <br> 9E   <br> D7 ee ff  <br> 9E E7 ff | $\begin{aligned} & \hline 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \text { pwp } \\ & \text { ppwp } \\ & \text { pppw } \\ & \text { ppw } \\ & \text { pw } \\ & \text { ppppw } \\ & \text { pppw } \end{aligned}$ | 011 - | - $\ddagger$ I - |
| STHX opr | Store H:X (Index Reg.) $(M: M+\$ 0001) \leftarrow(H: X)$ | DIR | 35 dd | 4 | pwwp | 011 - | - $\ddagger$ - |
| STOP | Enable Interrupts: Stop Processing Refer to MCU Documentation I bit $\leftarrow 0$; Stop Processing | INH | 8 E | 1 | p | - 11 - | 0--- |
| STX opr8a STX opr16a STX oprx16,X STX oprx8,X STX ,X STX oprx16,SP STX oprx8,SP | Store X (Low 8 Bits of Index Register) in Memory $\mathrm{M} \leftarrow(\mathrm{X})$ | $\begin{aligned} & \text { DIR } \\ & \text { EXT } \\ & \text { IX2 } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP2 } \\ & \text { SP1 } \end{aligned}$ | BF dd <br> CF hh ll <br> DF ee ff <br> EF ff <br> FF <br> 9E DF ee ff <br> 9E EF ff | $\begin{aligned} & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { pwp } \\ & \text { ppwp } \\ & \text { pppw } \\ & \text { ppw } \\ & \text { pw } \\ & \text { ppppw } \\ & \text { pppw } \end{aligned}$ | 011 - | - $\ddagger$ I - |
| SUB \#opr8i <br> SUB opr8a <br> SUB opr16a <br> SUB oprx16,X <br> SUB oprx8,X <br> SUB ,X <br> SUB oprx16,SP <br> SUB oprx8,SP | Subtract $A \leftarrow(A)-(M)$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP2 <br> SP1 | A0 ii <br> BO dd <br> CO hh ll <br> D0 ee ff <br> E0 ff <br> F0 <br> 9E DO ee ff <br> 9E EO ff | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 5 \\ & 4 \end{aligned}$ | pp <br> prp <br> pprp <br> pppr <br> ppr <br> pr <br> ppppr <br> pppr | 11 1 - | $-\ddagger!$ |
| SWI | Software Interrupt $\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0001$ <br> Push (PCL); SP $\leftarrow(S P)-\$ 0001$ <br> Push (PCH); SP $\leftarrow(S P)-\$ 0001$ <br> Push (X); SP $\leftarrow(S P)-\$ 0001$ <br> Push (A); SP $\leftarrow(S P)-\$ 0001$ <br> Push (CCR); SP $\leftarrow(S P)-\$ 0001$ <br> $1 \leftarrow 1$; <br> PCH $\leftarrow$ Interrupt Vector High Byte <br> PCL $\leftarrow$ Interrupt Vector Low Byte | INH | 83 | 9 | psssssvvp | - 11 - | 1--- |
| TAP | Transfer Accumulator to CCR CCR $\leftarrow(A)$ | INH | 84 | 2 | pd | $\ddagger 11 \pm$ | $\pm 士 \pm \pm$ |
| TAX | Transfer Accumulator to X (Index Register Low) $\mathrm{X} \leftarrow(\mathrm{~A})$ | INH | 97 | 1 | p | - 11 - | - - - - |
| TPA | Transfer CCR to Accumulator $A \leftarrow(C C R)$ | INH | 85 | 1 | p | - 11 - | - - - - |
| TST opr8a TSTA TSTX TST oprx8,X TST ,X TST oprx8,SP | Test for Negative or Zero $(\mathrm{M})-\$ 00$ <br>  (A) $-\$ 00$ <br>  (X) $-\$ 00$ <br>  (M) $-\$ 00$ <br>  (M) $-\$ 00$ <br>  (M) $-\$ 00$ | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ |  | $\begin{aligned} & \hline 3 \\ & 1 \\ & 1 \\ & 3 \\ & 2 \\ & 4 \end{aligned}$ | $\begin{array}{\|l} \text { prp } \\ \mathrm{p} \\ \mathrm{p} \\ \mathrm{ppr} \\ \mathrm{pr} \\ \mathrm{pppr} \end{array}$ | 011 - | - $\ddagger$ I - |
| TSX | Transfer SP to Index Reg. $H: X \leftarrow(S P)+\$ 0001$ | INH | 95 | 2 | pp | - 11 - | - - - - |

CPU08 Central Processor Unit Reference Manual, Rev. 4

Table 4-10. Instruction Set Summary (Sheet 8 of 8)

| Source Form | Operation |  | Object Code | $\begin{aligned} & \text { d } \\ & \frac{0}{0} \\ & 0 \end{aligned}$ | Cyc-by-Cyc Details | Affect on CCR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | V 11 H | I N Z C |
| TXA | Transfer X (Index Reg. Low) to Accumulator $\mathrm{A} \leftarrow(\mathrm{X})$ | INH | 9 F | 1 | p | - 11 - | - - |
| TXS | Transfer Index Reg. to SP $\mathrm{SP} \leftarrow(\mathrm{H}: \mathrm{X})-\$ 0001$ | INH | 94 | 2 | pp | - 11 - | - - |
| WAIT | Enable Interrupts; Wait for Interrupt I bit $\leftarrow 0$; Halt CPU | INH | 8F | 1 | p | - 11 - | 0--- |


| Object Code: |  |
| :---: | :---: |
| dd | Direct address of operand |
| ee ff | High and low bytes of offset in indexed, 16-bit offset addressing |
| ff | Offset byte in indexed, 8-bit offset addressing |
| hh 11 | High and low bytes of operand address in extended addressing |
| ii | Immediate operand byte |
| ii jj | 16-bit immediate operand for $\mathrm{H}: \mathrm{X}$ |
| rr | Relative program counter offset byte |

Addressing Modes:
DIR Direct addressing mode
EXT Extended addressing mode
IMM Immediate addressing mode
INH Inherent addressing mode
IX Indexed, no offset addressing mode
IX1 Indexed, 8-bit offset addressing mode
IX2 Indexed, 16-bit offset addressing mode
IX+ Indexed, no offset, post increment addressing mode
IX1+ Indexed, 8-bit offset, post increment addressing mode
REL Relative addressing mode
SP1 Stack pointer, 8-bit offset addressing mode
SP2 Stack pointer 16-bit offset addressing mode

CCR Bits, Effects:
V Overflow bit
H Half-carry bit
I Interrupt mask
N Negative bit
Z Zero bit
C Carry/borrow bit
$\pm$ Set or cleared

- Not affected

U Undefined

## Operation Symbols:

A Accumulator
CCR Condition code register
H Index register high byte
M Memory location
$n \quad$ Any bit
opr Operand (one or two bytes)
PC Program counter
PCH Program counter high byte
PCL Program counter low byte
rel Relative program counter offset byte
SP Stack pointer
SPH Most significant byte of stack pointer
SPL Least significant byte of stack pointer
X Index register low byte
\& Logical AND
I Logical OR
$\oplus \quad$ Logical EXCLUSIVE OR
() Contents of
-( ) Negation (two's complement)
\# Immediate value
" Sign extend
$\leftarrow \quad$ Loaded with
? If
Concatenated with
Cycle-by-Cycle Codes:
d Dummy duplicate of the previous $\mathrm{p}, \mathrm{r}$, or s cycle. $d$ is always a read cycle so sd is a stack write followed by a read of the address pointed to by the updated stack pointer
p
location in program memory
$r \quad$ Read 8 -bit operand
s Push (write) eight bits onto stack
u Pop (read) eight bits from stack
v Read vector from \$FFxx (high byte first)
w Write 8-bit operand

### 4.4 Opcode Map

The opcode map is provided in Table 4-11.

Table 4-11. Opcode Map

|  | Bit-Manipulation |  | Branch | Read-Modify-Write |  |  |  |  |  | Control |  | Register/Memory |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DIR | DIR | REL | DIR | INH | INH | IX1 | SP1 | IX | INH | INH | IMM | DIR | EXT | IX2 | SP2 | IX1 | SP1 | IX |
| LOW | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 9E6 | 7 | 8 | 9 | A | B | C | D | 9ED | E | 9EE | F |
| 0 | $\begin{array}{rr} 5 \\ \hline \text { BRSETO } \\ 3 & \text { DIR } \end{array}$ | $\begin{array}{r} 4 \\ 3 \\ 2 \\ 2 \end{array}{ }^{4} \text { DIR }$ | $\begin{array}{\|c\|c\|} \hline \text { BRA } \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline \mathrm{NEG}^{4} \\ \hline \end{array}$ | $\underset{1}{\substack{\mathrm{NEGA}^{1} \\ \mathrm{INH}}}$ | $\begin{array}{\|c\|} \mathrm{NEGX}^{1} \\ \mathrm{INH} \end{array}$ | ${ }_{2} \begin{gathered} \mathrm{NEG}^{4} \\ \mathrm{IX} \end{gathered}$ |  | $\mathrm{NEG}_{\mathrm{IX}}^{3}$ | $\begin{array}{\|r\|r\|} \hline & 7 \\ & \mathrm{RTI} \\ 1 & \mathrm{INH} \\ \hline \end{array}$ | ${ }_{2} \mathrm{BGE}^{3}$ | ${ }_{2} \mathrm{SUB}^{2}$ |  | ${ }_{3} \text { SUB }^{4}$ |  | ${ }_{4} \text { SUB }^{5}$ | $\mathrm{S}_{2} \mathrm{SUB}_{\mathrm{IX} 1}^{3}$ | ${ }_{3} \text { SUB }^{4}$ | $\text { SUB }_{1 \mathrm{x}}^{2}$ |
| 1 | 5  <br> 3  <br> 3 BRCLRO | $\begin{array}{r} 3 \\ 3 C L R O \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \end{array}{ }^{3}$ | $\begin{array}{\|c}  \\ \hline \mathrm{CBEQ}^{5} \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|r} \hline 4 \\ \text { CBEQA } \\ 3 \quad \text { IMM } \\ \hline \end{array}$ | $\begin{array}{rr} \text { CBEQX } \\ 3 & \text { IMM } \end{array}$ | $\begin{array}{\|c\|} \hline{ }^{\text {CBEQ }} \\ 3 \quad \mathrm{IX1+} \\ \hline \end{array}$ | $\begin{array}{\|c}  \\ \hline \\ 4 \\ 4 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{CBEQ}^{4} \\ 2 \\ 2 \\ \hline \mathrm{XX}_{+} \end{gathered}$ | $\begin{array}{\|r\|r\|} \hline & \begin{array}{r} 4 \\ \text { RTS } \\ \text { INH } \end{array} \\ \hline \end{array}$ | ${ }_{2} \mathrm{BLT}^{3}$ | ${ }_{2} \mathrm{CMP}_{\mathrm{IMM}}^{2}$ | $\begin{array}{\|c\|} \hline \mathrm{CMP}^{3} \\ 2 \end{array}$ | ${ }_{3} \mathrm{CMP}_{\mathrm{EXT}}{ }^{4}$ | ${ }_{3} \mathrm{CMP}^{4} \mathrm{IX} 2$ | ${ }_{4} \mathrm{CMP}^{5}{ }^{5}$ | ${ }_{2} \mathrm{CMP}^{3}{ }^{\mathrm{IX} 1}$ | $\begin{array}{\|c\|} \hline{ }^{4}{ }^{4} \mathrm{SPP}^{2} \\ \hline \end{array}$ | $\mathrm{CMP}_{\mathrm{IX}}{ }^{2}$ |
| 2 | $\underset{3}{3}$BRSET1 | $\begin{array}{r} 4 \\ 3 \text { BSET } 1 \\ 2 \end{array}$ | ${ }_{2} \mathrm{BHI}^{3}$ |  | $\begin{array}{\|c\|} \hline \\ \hline \end{array} \mathrm{MUL}^{5} \mathrm{INH}$ | $\begin{gathered} \text { DIV }^{7} \\ \text { INH } \\ \hline \end{gathered}$ | $\begin{array}{\|r\|} \hline \\ \mathrm{NSA}^{3} \\ \mathrm{INH} \end{array}$ |  | $\begin{array}{\|cc}  & { }^{2} \\ & \text { DAAA } \\ \hline \end{array}$ |  | ${ }_{2} \mathrm{BGT}^{3}$ | ${ }_{2} \begin{gathered} \mathrm{SBC}^{2} \\ \mathrm{IMM} \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{SBC}^{3} \\ 2 \\ \mathrm{DIR}^{2} \end{array}$ |  | $\begin{array}{\|l\|} \hline \mathrm{SBC}^{4} \\ \hline \end{array}$ | $4 \begin{array}{r} \mathrm{SBC}^{5} \\ \hline \end{array}$ | ${ }_{2} \mathrm{SBC}^{\mathrm{IX} 1}$ | $\begin{array}{r}  \\ 3 \\ 3 \\ 3 \end{array}$ | $\mathrm{SBC}^{2}$ |
| 3 | $\begin{array}{\|r}  \\ \hline \text { BRCLR1 } \\ 3 \end{array}$ | $\begin{array}{r} 4 \\ 3 C L R 1 \\ 2 \end{array}$ | $\mathrm{Z}_{2}^{\mathrm{BLS}}{ }^{3}$ | $\mathrm{COM}^{4} \mathrm{COR}^{4}$ | $\begin{array}{\|c\|c\|} \hline \text { COMA } \\ 1 \\ \hline \end{array}$ | $$ | ${ }_{2} \mathrm{COM}^{4}{ }_{\mathrm{IX}}^{4}$ | $\begin{array}{\|c\|c\|}  \\ \mathrm{COM}^{5} \\ \hline \end{array}$ | $\mathrm{Com}_{\mathrm{Ix}}^{3}$ | $\begin{array}{\|r}  \\ { }^{\text {SWI }}{ }^{9} \\ \hline \end{array}$ | $\mathrm{BLE}_{2}^{3} \mathrm{REL}$ | ${ }_{2} \begin{gathered} \mathrm{CPX}^{2} \\ \mathrm{IMM} \end{gathered}$ | $\begin{array}{\|r\|} \mathrm{CPX}^{3} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c}  \\ \mathrm{CPX}^{4} \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \\ \hline \mathrm{CPX}^{4} \\ \hline \end{array}$ | $4_{4} \mathrm{CPX}^{5}$ | ${ }_{2} \quad \begin{gathered} \mathrm{CPX} \\ \mathrm{IX} 1 \\ \hline \end{gathered}$ | $\begin{array}{\|c}  \\ \mathrm{CPX}^{4} \\ 3 \end{array}$ | $\mathrm{CPX}_{\mathrm{Ix}}{ }^{2}$ |
| 4 | $\begin{array}{\|r\|r\|} \hline & 5 \\ 3 & \text { BRSET2 } \\ 3 & \text { DIR } \\ \hline \end{array}$ | $\begin{array}{r} 4 \\ 3 \\ 2 \\ 2 \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{BCC}^{3} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ \mathrm{LSR}^{4} \\ \mathrm{LSR}^{2} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \substack{\text { LSRA } \\ \text { INH } \\ \hline} \\ \hline 1 \end{array}$ | $$ | $\begin{array}{\|c\|} \hline \\ \mathrm{LSR}^{4} \\ \hline \end{array}$ |  | $\mathrm{H}_{1} \mathrm{LSR}_{\mathrm{IX}}^{3}$ | $\begin{array}{\|cc\|} \hline & { }^{2} \\ & \mathrm{TAP} \\ \hline \end{array}$ | $\begin{array}{r}  \\ \\ \mathrm{TXS}^{2} \\ 1 \end{array}$ | $\begin{gathered} \mathrm{AND}^{2} \\ 2 \\ \hline \mathrm{IMM} \end{gathered}$ | $\begin{array}{\|cc\|} \hline & { }^{3} \\ { }_{2} \mathrm{AND}^{2} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline{ }_{3}{ }^{\text {AND }} \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \\ \hline \end{array}{ }^{4} \begin{aligned} & 4 N D \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline \\ 4 \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{AND}^{3} \\ 2 \\ \mathrm{IX}_{1} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & 4 \\ & { }^{4} \\ 3 & \text { SP1 } \end{array}$ | $\mathrm{AND}_{\mathrm{IX}}^{2}$ |
| 5 | $\begin{array}{\|r\|r\|} \hline \text { BRCLR2 } \\ 3 & \text { DIR } \\ \hline \end{array}$ | $\begin{array}{r} 3 \\ 3 C L R 2 \\ 2 \end{array}$ | $2_{2} \mathrm{BCS}^{3}$ | $\begin{array}{\|c} \mathrm{STHX}^{4} \\ 2 \\ \text { DR } \end{array}$ | ${ }_{3} \begin{gathered} \mathrm{LDHX}^{3} \\ \mathrm{IMM} \end{gathered}$ | $\begin{array}{\|r} \mathrm{LDHX}^{4} \\ 2 \\ \mathrm{DIR} \end{array}$ | $\begin{gathered} \mathrm{CPHX}^{3} \\ \mathrm{IMM} \end{gathered}$ |  | $\begin{array}{\|c}  \\ \hline 2 \mathrm{CPHX} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c}  \\ \hline \text { TPA } \\ 1 \\ 1 \\ \hline \end{array}$ | $\begin{array}{r}  \\ \hline \\ 1 \quad \mathrm{TSX} \\ \\ 1 \end{array}$ | $2_{2}^{\mathrm{BIT}}{ }^{2}$ | $2 \begin{array}{rr} \mathrm{BIT}^{3} \\ 2 & \mathrm{DIR} \end{array}$ | ${ }_{3} \mathrm{BIT}_{\mathrm{EXT}}^{4}$ | $3 \quad \mathrm{BIT}^{4}$ | $4{ }_{4}^{\mathrm{BIT}}{ }^{5}$ | $2_{2} \mathrm{BIT}^{3}$ | $\begin{array}{\|c\|c\|} \hline & \mathrm{BIT}^{4} \\ 3 & \mathrm{SP} 1 \\ \hline \end{array}$ | $\mathrm{BIT}^{2}{ }_{\mathrm{IX}}$ |
| 6 | $\begin{array}{\|r\|r\|} \hline & 5 \\ \text { BRSET3 } \\ 3 & \text { DIR } \\ \hline \end{array}$ | $\begin{array}{r} 3 \\ \text { BSET3 } \\ 2 \\ 2 \end{array}$ | ${ }_{2} \mathrm{BNE}^{3}$ | $\begin{array}{\|c} \mathrm{ROR}^{4} \\ \mathrm{DiR}^{2} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ \text { RORA }^{1} \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \\ \\ \mathrm{RORX}^{1} \\ 1 \\ \mathrm{I} \\ \hline \end{array}$ | ${\underset{2}{ }{ }_{2}^{\mathrm{ROR}^{4}}{ }^{4}}^{4}$ | $\begin{array}{\|r}  \\ \hline \mathrm{ROR}^{5} \\ 3 \\ \hline \end{array}$ | $\mathrm{ROR}_{1 \mathrm{x}}^{3}$ | $\begin{array}{\|c\|c\|} \hline \\ \mathrm{P}^{2} \\ \hline \end{array}$ |  | ${ }_{2} \begin{gathered} \text { LDA } \\ \text { IMM } \\ \hline \end{gathered}$ | $\begin{array}{\|r\|} \hline \mathrm{LDA}^{3} \\ 2 \\ \hline \end{array}$ | $\begin{array}{r} 4 \\ \\ 3 \quad \text { LDA }^{4} \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \\ \hline \\ 4 \\ \hline \end{array}$ | ${ }_{2}{ }_{2}^{\mathrm{LDA}}{ }^{3}$ | $\begin{array}{r} 4 \\ \text { LDA } \\ \hline \end{array}$ | $\mathrm{LDA}_{\mathrm{IX}}^{2}$ |
| 7 | $\begin{array}{\|r\|r\|} \hline & 5 \\ \text { BRCLR3 } \\ 3 & \text { DIR } \\ \hline \end{array}$ | $\begin{array}{r} 4 \\ \mathrm{BCLR}^{4} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \mathrm{BEQ}^{3} \\ \hline \end{array}$ | $\begin{array}{\|c} \mathrm{ASR}^{4} \\ \mathrm{DiR}^{2} \\ \hline \end{array}$ | $\begin{array}{\|c} \substack{\text { ASRA } \\ 1 \\ \text { INH } \\ \hline} \\ \hline \end{array}$ |  | $\begin{array}{\|r\|r\|} \hline \\ & \mathrm{ASR}^{4} \\ \hline \end{array}$ |  | ${ }_{1} \mathrm{ASR}_{\mathrm{IX}}^{3}$ | $\begin{array}{\|c\|} \hline \\ \mathrm{PSHA}^{2} \\ \mathrm{INH} \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{TAX}^{1} \\ 1 \quad \mathrm{INH} \\ \hline \end{array}$ | $2_{2}{ }^{\mathrm{AIS}^{2}} \mathrm{IMM}$ | $\begin{array}{\|c\|} \hline \text { STA }^{3} \\ 2 \\ \text { DIR } \end{array}$ | $\begin{array}{\|r\|r\|} \hline & 4 \\ 3 & \text { STA } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ \hline \end{array} \text { STA }^{5}$ |  | $\begin{array}{\|r} 4 \\ 3 \\ 3 \\ 3 \end{array}$ | $\begin{array}{r} \operatorname{STA}^{2} \\ \hline 1 \end{array}$ |
| 8 | $\begin{array}{\|r\|r\|} \hline & 5 \\ \hline \text { BRSET4 } \\ 3 & \text { DIR } \\ \hline \end{array}$ | $\begin{gathered} 4 \\ \text { BSET4 } \\ 2 \end{gathered}$ | ${ }_{2}{ }_{2}^{\mathrm{BHCC}}{ }^{3}$ |  | ${ }_{1}{ }_{1}^{\text {LSLA }}{ }^{1}$ | $\begin{array}{\|c\|} \hline \text { LSLX } \\ 1 \\ I N H \end{array}$ |  | $\begin{array}{\|c\|} \hline \\ \hline \end{array}{ }^{\text {LSL }}{ }^{5}$ | $\mathrm{LSL}_{\mathrm{IX}}^{3}$ | $\begin{array}{\|r} \text { PULX } \\ 1 \\ 1 \\ \text { INH } \\ \hline \end{array}$ | ${ }_{1} \mathrm{CLC}^{1} \mathrm{NH}$ | ${ }_{2} \mathrm{EOR}^{2} \mathrm{IMM}$ | $\begin{array}{\|c\|} \hline \mathrm{EOR}^{3} \\ 2 \\ \mathrm{DIR}^{2} \end{array}$ | $\begin{aligned} & { }^{2}{ }^{4} \\ & 3 \quad \mathrm{EXR}^{2} \\ & \hline \end{aligned}$ | $\begin{array}{\|r\|r\|} \hline & { }^{4} \\ 3 & \text { IX2 } 2 \\ \hline \end{array}$ | $4_{4} \mathrm{EOR}^{5}$ | ${ }_{2}{ }_{2}^{\mathrm{EOR}_{\mathrm{IX}}}$ | $\begin{array}{\|c\|} \hline \\ \hline \end{array}{ }^{4} \mathrm{EOR}{ }^{2} \mathrm{SP} 1$ | $\mathrm{EOR}_{\mathrm{Ix}}^{2}$ |
| 9 |  | $\begin{array}{\|r\|r\|} \hline & 4 \\ \text { BCLR4 } \\ 2 & \text { DIR } \\ \hline \end{array}$ | $\mathrm{BHCS}^{3}{ }^{\mathrm{REL}}$ | ${ }_{2} \mathrm{ROL}^{4} \mathrm{DR}$ | $\begin{array}{\|c\|} \hline \text { ROLA } \\ 1 \\ 1 \end{array}$ | $\begin{array}{\|c} \mathrm{ROLX}^{1} \\ 1 \\ \mathrm{RO} \end{array}$ | ${ }_{2} \mathrm{ROL}_{\mathrm{IX}}^{4}$ | $\begin{array}{r} \mathrm{ROL}^{5} \\ \mathrm{SP}_{1} \\ \hline \end{array}$ | ${ }_{1} \mathrm{ROL}_{\mathrm{IX}}^{3}$ | $\underset{1}{\mathrm{PSHX}^{2}}{ }_{\mathrm{INH}}$ | $\begin{array}{r} \text { SEC }^{1} \\ 1 \\ 1 \\ \hline \end{array}$ | ${ }_{2} \begin{gathered} \mathrm{ADC} \\ \mathrm{IMM} \end{gathered}$ | $\begin{array}{\|c\|} A_{2}{ }^{3} \\ 2 D I R \end{array}$ | $\begin{array}{\|r\|} \hline{ }^{4} \mathrm{ADC}^{4} \\ \hline \end{array}$ | ${ }_{3} \begin{array}{r} \text { ADC } \\ 1 \times 2 \end{array}$ | ${ }_{4} \mathrm{ADC}^{5}$ | ${ }_{2} \quad{ }^{\mathrm{ADC}}{ }^{3}$ | $\begin{array}{\|c\|}  \\ \\ 3 \\ \mathrm{ADC}^{4} \\ \mathrm{SP} 1 \end{array}$ | ${ }_{1} \mathrm{ADC}_{\mathrm{IX}}^{2}$ |
| A |  <br> 3 <br> 3 <br> 3 | $\begin{array}{r} 4 \\ 3 \\ \text { BSET5 } \\ 2 \end{array}$ | $2^{\mathrm{BPL}}{ }^{3}$ | $\begin{array}{\|r}  \\ \mathrm{DEC}^{4} \\ \mathrm{D}^{2} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline{ }^{1} \\ 1 \quad \text { INH } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \\ \\ \mathrm{DECX}^{1} \\ 1 \\ \hline \end{array}$ | ${ }_{2} \quad \mathrm{DEC}^{4}$ | $\begin{array}{\|c}  \\ \hline \mathrm{DEC}^{5} \\ \hline \end{array}$ | $\mathrm{DEC}^{3}{ }^{3}$ | $\underset{1}{\text { PULH }}{ }^{2}$ INH | $\mathrm{H}_{1} \mathrm{CLI}^{2}$ | $\begin{gathered} \text { ORA }^{2} \\ 2 \quad \text { IMM } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ORA }^{3} \\ 2 \\ \hline \end{array}$ | $$ | $\begin{array}{\|r\|} \hline{ }^{\text {ORA }} \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \end{array} \mathrm{ORA}^{5} \mathrm{SP2}$ | $\begin{array}{\|c\|c\|} \hline{ }_{2}{ }^{\text {ORA }} \\ \hline \end{array}$ |  | $\begin{array}{r} \text { ORA }^{2} \\ 1 \\ \hline \end{array}$ |
| B |  <br> 3 <br> 3 <br> 3 | $\begin{array}{rr} 4 \\ \text { BCLR5 } \\ 2 \end{array}$ | ${ }_{2} \mathrm{BMI}^{3} \mathrm{REL}^{2}$ | ${ }_{3} \mathrm{DBNZ}^{5} \mathrm{DIR}^{5}$ | $\begin{gathered} \text { DBNZA } \\ 2 \quad \text { INH } \end{gathered}$ | $\begin{array}{\|r\|} \hline 3 \\ \text { DBNZX } \\ 2 \quad \mathrm{INH} \end{array}$ | ${ }_{3} \mathrm{DBNZ}^{5} \mathrm{X}_{1}^{5}$ | $4_{4} \mathrm{DBNZ}^{6}{ }^{6}$ | $\mathrm{DBNZ}^{4}$ | $\underset{1}{\mathrm{PSHH}^{2}}$ | $\begin{array}{r}  \\ \hline \end{array}{ }^{\text {SEI }^{2}}$ | ${ }_{2} \begin{gathered} \mathrm{ADD}^{2} \\ \mathrm{IMM} \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{ADD}^{3} \\ 2 \\ \mathrm{DIR} \end{array}$ | $\begin{aligned} & { }^{3} \mathrm{ADD}^{4} \\ & 3 \quad \text { EXT } \end{aligned}$ | $3{ }_{3} \mathrm{ADD}^{4}{ }^{4}$ | ${ }_{4}{ }^{\mathrm{ADD}^{5}}{ }^{5}$ | ${ }_{2}{ }_{2}^{\mathrm{ADD}}{ }^{3} \mathrm{IX}^{3}$ | ${ }_{3}{ }_{3}{ }^{4 D D^{4}}$ | ${ }_{1}{ }^{A D D}{ }^{2}$ |
| C | $\begin{array}{\|r\|r\|} \hline & 5 \\ \text { BRSET6 } \\ 3 & \text { DIR } \\ \hline \end{array}$ | $\begin{array}{r} 4 \\ 3 \\ 2 \\ 2 \end{array}$ | ${ }_{2} \mathrm{BMC}^{3}$ | ${ }_{2} \mathrm{INC}^{4}$ | $\begin{array}{\|c\|} \hline \\ \mathrm{INCA}^{1} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ 1 \mathrm{INCX} \\ 1 \\ \mathrm{INH} \\ \hline \end{array}$ | ${ }_{2} \quad{ }^{\mathrm{INC}}{ }_{\mathrm{IX} 1}^{4}$ | $\begin{array}{\|c\|} \hline \\ 3 \\ \hline \end{array}$ | ${ }_{1} \mathrm{INC}_{\mathrm{IX}}^{3}$ | $\underset{1}{\mathrm{CLRH}^{1}} \mathrm{INH}$ | $\operatorname{cosp}^{1}$ |  | $\begin{array}{\|r\|} \hline \mathrm{JMP}^{2} \\ 2 \\ \hline \end{array}$ | ${ }_{3} \mathrm{JMP}^{3}{ }^{3}$ | $\begin{array}{\|l\|l\|} \hline{ }_{3}{ }^{4} \\ \hline \end{array}$ |  | ${ }_{2} \mathrm{JMP}_{\mathrm{IX} 1}^{3}$ |  | $\mathrm{l}^{\mathrm{JMP}}{ }^{2} \mathrm{IX}$ |
| D | BRCLR6  <br> 3 DIR | $\begin{array}{r} 4 \\ \text { BCLR6 } \\ 2 \\ \hline \end{array}$ | $2_{2} \mathrm{BMS}^{3}$ | $\sum_{2} \mathrm{TST}^{3}$ | $\begin{array}{\|c}  \\ \hline \end{array} \begin{gathered} \text { TSTA } \\ \text { INH } \\ \hline \end{gathered}$ | $\begin{array}{\|c}  \\ \mathrm{TSTX}^{1} \\ 1 \\ \mathrm{INH} \end{array}$ | ${ }_{2}{ }^{\mathrm{TST}}{ }^{3}$ | $3 \begin{array}{\|c\|} \hline \mathrm{TST}^{4} \\ \hline \end{array}$ | ${ }_{1} \mathrm{TST}^{2}{ }_{\mathrm{Ix}}$ |  | $\begin{array}{\|c\|} \hline \\ \mathrm{NOP}^{1} \\ \mathrm{INH} \\ \hline \end{array}$ | ${ }_{2} \mathrm{BSR}^{4}$ | $\begin{array}{\|c\|} \hline{ }^{4} \\ 2 \\ 2 \\ \hline \end{array}$ | $\begin{aligned} & \\ & \\ & 3 \text { JSR } \\ & \hline \end{aligned}$ | $3 \begin{array}{r} \mathrm{JSR}^{6} \\ \hline \end{array}$ |  | ${ }_{2} \quad \mathrm{JSR}_{\mathrm{IX} 1}^{5}$ |  | ${ }_{1} \mathrm{JSR}_{\mathrm{IX}}^{4}$ |
| E | BRSET7 <br> 3 | $\begin{array}{r} 4 \\ 3 \\ 2 \\ 2 \end{array}$ | $\begin{array}{\|cc\|} \hline & \mathrm{BIL}^{3} \\ 2 & \mathrm{RELL} \\ \hline \end{array}$ |  | $\mathrm{MOV}^{5}$ | $\begin{array}{\|c\|} \hline \\ \mathrm{MOV}^{4} \\ \mathrm{DIX}_{+} \\ \hline \end{array}$ | $\mathrm{MOV}^{4}{ }_{3}^{\mathrm{IMD}}$ |  | $\begin{array}{\|c\|} \hline \mathrm{MOV}^{4} \\ \mathrm{IX}^{2} \\ \hline \end{array}$ | $$ | * | ${ }_{2} \begin{gathered} \mathrm{LDX}^{2} \\ \mathrm{IMM} \end{gathered}$ | $\begin{array}{\|r\|} \hline{ }^{\text {LDX }}{ }^{3} \\ 2 \\ \hline \end{array}$ | $$ | $\begin{array}{\|c\|} \hline \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { LDX } \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline{ }_{2} \mathrm{LDX}^{3} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \\ \hline \end{array}{ }^{\text {LDX }}{ }^{4} \quad \text { SP1 }$ | ${ }_{1} \operatorname{LDX}_{\mathrm{IX}}^{2}$ |
| F | $\underset{3}{3}$BRCLR7 <br> DIR | $\begin{array}{rr}  \\ \mathrm{BCLR}^{4} \\ 2 & \mathrm{DIR} \end{array}$ | ${ }_{2} \mathrm{BIH}^{3}$ | ${\underset{2}{ } \mathrm{CLR}^{3} \mathrm{DIR}^{2}}^{2}$ | $\underset{1}{\text { CLRA }^{1}}{ }^{1}$ | $\begin{array}{r} \text { CLRX }{ }^{1} \\ { }_{1} \quad \text { INH } \\ \hline \end{array}$ | ${ }_{2} \mathrm{CLR}_{\mathrm{IX} 1}^{3}$ | $\begin{array}{\|cc\|} \hline & \mathrm{CLR}^{4} \\ \mathrm{SP}_{1} \end{array}$ | $\mathrm{CLR}_{\mathrm{IX}}^{2}$ | $\boldsymbol{i}_{1}^{\text {WAIT }^{1}}{ }^{\text {INH }}$ | ${ }_{1} \mathrm{TXA}^{1}$ | $2_{2}^{A I X}{ }^{2}$ | $2 \begin{array}{r} \text { STX }^{3} \\ 2 \\ \text { DIR } \end{array}$ | ${ }_{3} \mathrm{STX}_{\mathrm{EXT}}{ }^{4}$ |  | $4 \begin{array}{r} S^{S T X} \\ 4 \end{array}$ | ${ }_{2}{ }_{2 T X}{ }^{3}$ |  | $\operatorname{stx}_{\mathrm{Ix}}^{2}$ |


| INH | Inherent | REL | Relative | SP1 | Stack Pointer, 8-Bit Off |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IMM | Immediate |  | Indexed, No Offset | SP2 | Stack Pointer, 16-Bit Offs |
| DIR | Direct | 1X1 | Indexed, 8-Bit Offset | + | Indexed, No Offset w |
| EXT | Extended | 1X2 | Indexed, 16-Bit Offset |  | Post Increment |
| DD | DIR/DIR | IMD | IMM/DIR | IX1+ | Indexed, 1-Byte Off |
| IX+D | IX+/D | DIX+ | DIR/IX+ |  | Post Increment |

*Pre-byte for stack pointer indexed instructions
$\begin{array}{ll}\text { SP1 } & \text { Stack Pointer, 8-Bit Offset } \\ \text { SP2 } & \text { Stack Pointer, } 16 \text { B-Bit Offset } \\ \text { IX+ } & \text { Indexed, No Offset with } \\ \text { IX1+ } & \text { Post Increment } \\ \text { Indexed, 1-Byte Offset with } \\ & \text { Post Increment }\end{array}$


HC08 Cycles
Opcode Mnemonic Number of Bytes / Addressing Mode

## Chapter 5 Instruction Set

### 5.1 Introduction

This section contains detailed information for all HC08 Family instructions. The instructions are arranged in alphabetical order with the instruction mnemonic set in larger type for easy reference.

### 5.2 Nomenclature

This nomenclature is used in the instruction descriptions throughout this section.

## Operators

( ) = Contents of register or memory location shown inside parentheses
$\leftarrow=$ Is loaded with (read: "gets")
\& $=$ Boolean AND
| = Boolean OR
$\oplus \quad=$ Boolean exclusive-OR
$\times=$ Multiply
$\div \quad=$ Divide
: = Concatenate
$+\quad=$ Add

- $=$ Negate (two's complement)
« = Sign extend


## CPU registers

$\mathrm{A}=$ Accumulator
CCR = Condition code register
$\mathrm{H}=$ Index register, higher order (most significant) eight bits
X = Index register, lower order (least significant) eight bits
PC = Program counter
$\mathrm{PCH}=$ Program counter, higher order (most significant) eight bits
PCL = Program counter, lower order (least significant) eight bits
$\mathrm{SP}=$ Stack pointer

## Instruction Set

## Memory and addressing

$\mathrm{M}=\mathrm{A}$ memory location or absolute data, depending on addressing mode
$\mathrm{M}: \mathrm{M}+\$ 0001=\quad$ A 16 -bit value in two consecutive memory locations. The higher-order (most significant) eight bits are located at the address of M , and the lower-order (least significant) eight bits are located at the next higher sequential address.
rel $=$ The relative offset, which is the two's complement number stored in the last byte of machine code corresponding to a branch instruction

## Condition code register (CCR) bits

$\mathrm{V}=$ Two's complement overflow indicator, bit 7
$\mathrm{H}=$ Half carry, bit 4
I = Interrupt mask, bit 3
$\mathrm{N}=$ Negative indicator, bit 2
Z = Zero indicator, bit 1
$\mathrm{C}=$ Carry/borrow, bit 0 (carry out of bit 7 )

## Bit status BEFORE execution of an instruction ( $n=7,6,5, \ldots 0$ )

For 2-byte operations such as LDHX, STHX, and CPHX, $n=15$ refers to bit 15 of the 2-byte word or bit 7 of the most significant (first) byte.
$\mathrm{Mn}=$ Bit $n$ of memory location used in operation
$\mathrm{A} n=$ Bit $n$ of accumulator
$\mathrm{H} n=$ Bit $n$ of index register H
$\mathrm{X} n=$ Bit $n$ of index register X
$\mathrm{b} n=$ Bit $n$ of the source operand (M, A, or X)

## Bit status AFTER execution of an instruction

For 2-byte operations such as LDHX, STHX, and CPHX, $n=15$ refers to bit 15 of the 2-byte word or bit 7 of the most significant (first) byte.

R $n=$ Bit $n$ of the result of an operation $(n=7,6,5, \ldots 0)$

## CCR activity figure notation

- = Bit not affected
$0=$ Bit forced to 0
$1=$ Bit forced to 1
$\ddagger=$ Bit set or cleared according to results of operation
$\mathrm{U}=$ Undefined after the operation


## Machine coding notation

| dd | $=$ Low-order eight bits of a direct address \$0000-\$00FF (high byte assumed to be \$00) |
| ---: | :--- |
| ee | $=$ Upper eight bits of 16-bit offset |
| ff | $=$ Lower eight bits of 16-bit offset or 8-bit offset |
| ii | $=$ One byte of immediate data |
| jj | $=$ High-order byte of a 16-bit immediate data value |
| kk | $=$ Low-order byte of a 16-bit immediate data value |
| hh | $=$ High-order byte of 16-bit extended address |
| II | $=$ Low-order byte of 16-bit extended address |
| rr | $=$ Relative offset |

## Source forms

The instruction detail pages provide only essential information about assembler source forms. Assemblers generally support a number of assembler directives, allow definition of program labels, and have special conventions for comments. For complete information about writing source files for a particular assembler, refer to the documentation provided by the assembler vendor.

Typically, assemblers are flexible about the use of spaces and tabs. Often, any number of spaces or tabs can be used where a single space is shown on the glossary pages. Spaces and tabs are also normally allowed before and after commas. When program labels are used, there must also be at least one tab or space before all instruction mnemonics. This required space is not apparent in the source forms.

Everything in the source forms columns, except expressions in italic characters, is literal information which must appear in the assembly source file exactly as shown. The initial 3 - to 5 -letter mnemonic is always a literal expression. All commas, pound signs (\#), parentheses, and plus signs (+) are literal characters.
The definition of a legal label or expression varies from assembler to assembler. Assemblers also vary in the way CPU registers are specified. Refer to assembler documentation for detailed information. Recommended register designators are a, A, h, H, x, X, sp, and SP.
$n \quad$ - Any label or expression that evaluates to a single integer in the range 0-7
opr8i - Any label or expression that evaluates to an 8-bit immediate value
opr16i - Any label or expression that evaluates to a 16-bit immediate value
opr8a - Any label or expression that evaluates to an 8-bit value. The instruction treats this 8 -bit value as the low order eight bits of an address in the direct page of the 64-Kbyte address space (\$00xx).
opr16a - Any label or expression that evaluates to a 16-bit value. The instruction treats this value as an address in the 64-Kbyte address space.
oprx8 - Any label or expression that evaluates to an unsigned 8-bit value; used for indexed addressing
oprx16 - Any label or expression that evaluates to a 16-bit value. Since the MC68HC08S has a 16 -bit address bus, this can be either a signed or an unsigned value.

## Instruction Set

rel - Any label or expression that refers to an address that is within -128 to +127 locations from the next address after the last byte of object code for the current instruction. The assembler will calculate the 8 -bit signed offset and include it in the object code for this instruction.

## Address modes

| INH | $=$ Inherent (no operands) |
| ---: | :--- |
| IMM | $=8$-bit or 16-bit immediate |
| DIR | $=8$-bit direct |
| EXT | $=16$-bit extended |
| IX | $=16$-bit indexed no offset |
| IX+ | $=16$-bit indexed no offset, post increment (CBEQ and MOV only) |
| IX1 | $=16$-bit indexed with 8-bit offset from H:X |
| IX1+ | $=16$-bit indexed with 8 -bit offset, post increment (CBEQ only) |
| IX2 | $=16$-bit indexed with 16-bit offset from H:X |
| REL | $=8$-bit relative offset |
| SP1 | $=$ Stack pointer relative with 8-bit offset |
| SP2 | $=$ Stack pointer relative with 16-bit offset |

### 5.3 Convention Definitions

Set refers specifically to establishing logic level 1 on a bit or bits.
Cleared refers specifically to establishing logic level 0 on a bit or bits.
A specific bit is referred to by mnemonic and bit number. A7 is bit 7 of accumulator $A$.
A range of bits is referred to by mnemonic and the bit numbers that define the range. A [7:4] are bits 7 to 4 of the accumulator.

Parentheses indicate the contents of a register or memory location, rather than the register or memory location itself. (A) is the contents of the accumulator. In Boolean expressions, parentheses have the traditional mathematical meaning.

### 5.4 Instruction Set

The following pages summarize each instruction, including operation and description, condition codes and Boolean formulae, and a table with source forms, addressing modes, machine code, and cycles.

## ADC

## Add with Carry

## Operation

$$
A \leftarrow(A)+(M)+(C)
$$

## Description

Adds the contents of the C bit to the sum of the contents of A and M and places the result in A . This operation is useful for addition of operands that are larger than eight bits.

## Condition Codes and Boolean Formulae

| $\downarrow$ | 1 | 1 | $\downarrow$ | - | $\downarrow$ | $\downarrow$ | $\downarrow$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

V: A7\&M7\&R7 I A7\&M7\&R7
Set if a two's compement overflow resulted from the operation; cleared otherwise
H: A3\&M3। M3\& $\overline{R 3}$ | $\overline{\mathrm{R} 3} \& A 3$
Set if there was a carry from bit 3; cleared otherwise
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is $\$ 00$; cleared otherwise
C: A7\&M7 \| M $7 \& \overline{R 7}$ । $\overline{R 7} \& A 7$
Set if there was a carry from the most significant bit (MSB) of the result; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |  |
| ADC | \#opr8i |  | IMM | A9 | ii |  | 2 |
| ADC | opr8a | DIR | B9 | dd |  | 3 |
| ADC | opr16a | EXT | C9 | hh | II | 4 |
| ADC | oprx16,X | IX2 | D9 | ee | ff | 4 |
| ADC | oprx8, X | IX1 | E9 | ff |  | 3 |
| ADC | ,X | IX | F9 |  |  | 2 |
| ADC | oprx16,SP | SP2 | 9ED9 | ee | ff | 5 |
| ADC | oprx8,SP | SP1 | 9EE9 | ff |  | 4 |

## Add without Carry

## Operation

$$
A \leftarrow(A)+(M)
$$

## Description

Adds the contents of M to the contents of A and places the result in A

## Condition Codes and Boolean Formulae



V: A7\&M7\& $\overline{\mathrm{R7}}$ | $\overline{\mathrm{A} 7} \& \overline{\mathrm{M} 7 \& R 7}$
Set if a two's complement overflow resulted from the operation; cleared otherwise
H: A3\&M3। M3\& $\overline{R 3}$ । $\overline{\mathrm{R} 3} \& A 3$
Set if there was a carry from bit 3; cleared otherwise
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R} 0}$
Set if result is \$00; cleared otherwise
C: A7\&M7 I M7\& $\overline{R 7}$ I $\overline{R 7} \& A 7$
Set if there was a carry from the MSB of the result; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| ADD | \#opr8i |  | IMM | AB | ii |  | 2 |
| ADD | opr8a | DIR | BB | dd |  | 3 |
| ADD | opr16a | EXT | CB | hh | 11 | 4 |
| ADD | oprx16,X | IX2 | DB | ee | ff | 4 |
| ADD | oprx8, X | IX1 | EB | ff |  | 3 |
| ADD | , X | IX | FB |  |  | 2 |
| ADD | oprx16,SP | SP2 | 9EDB | ee | ff | 5 |
| ADD | oprx8,SP | SP1 | 9EEB | ff |  | 4 |

AIS

## Add Immediate Value (Signed) to Stack Pointer

## Operation

$$
\mathrm{SP} \leftarrow(\mathrm{SP})+(16 « \mathrm{M})
$$

## Description

Adds the immediate operand to the stack pointer (SP). The immediate value is an 8 -bit two's complement signed operand. The 8 -bit operand is sign-extended to 16 bits prior to the addition. The AIS instruction can be used to create and remove a stack frame buffer that is used to store temporary variables.

This instruction does not affect any condition code bits so status information can be passed to or from a subroutine or C function and allocation or deallocation of space for local variables will not disturb that status information.

## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycle, and Access Detail

| Source Form |  | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| AIS | \#opr8i |  | IMM | A7 | ii | 2 |

## Add Immediate Value (Signed) to Index Register

## Operation

$$
H: X \leftarrow(H: X)+(16 « M)
$$

## Description

Adds an immediate operand to the 16-bit index register, formed by the concatenation of the H and X registers. The immediate operand is an 8 -bit two's complement signed offset. The 8 -bit operand is sign- extended to 16 bits prior to the addition.

This instruction does not affect any condition code bits so index register pointer calculations do not disturb the surrounding code which may rely on the state of CCR status bits.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
|  | IMM | AF | ii | 2 |

## AND

## Operation

$$
A \leftarrow(A) \&(M)
$$

## Description

Performs the logical AND between the contents of $A$ and the contents of $M$ and places the result in $A$. Each bit of $A$ after the operation will be the logical AND of the corresponding bits of $M$ and of A before the operation.

## Condition Codes and Boolean Formulae

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | $\pm$ | $\pm$ | - |

V: 0
Cleared
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is \$00; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| AND | \#opr8i |  | IMM | A4 | ii |  | 2 |
| AND | opr8a | DIR | B4 | dd |  | 3 |
| AND | opr16a | EXT | C4 | hh | II | 4 |
| AND | oprx16,X | IX2 | D4 | ee | ff | 4 |
| AND | oprx8, X | IX1 | E4 | ff |  | 3 |
| AND | , X | IX | F4 |  |  | 2 |
| AND | oprx16,SP | SP2 | 9ED4 | ee | ff | 5 |
| AND | oprx8,SP | SP1 | 9EE4 | ff |  | 4 |

## Arithmetic Shift Left <br> (Same as LSL)

## Operation



## Description

Shifts all bits of $A, X$, or $M$ one place to the left. Bit 0 is loaded with a 0 . The $C$ bit in the CCR is loaded from the most significant bit of $\mathrm{A}, \mathrm{X}$, or M . This is mathematically equivalent to multiplication by two. The V bit indicates whether the sign of the result has changed.

## Condition Codes and Boolean Formulae

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | 1 | 1 | - | - | $\pm$ | $\pm$ | $\downarrow$ |

V: R7 $\oplus b 7$
Set if the exclusive-OR of the resulting N and C flags is 1 ; cleared otherwise
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R} 0}$
Set if result is $\$ 00$; cleared otherwise
C: b7
Set if, before the shift, the MSB of $A, X$, or M was set; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Addr <br> Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| ASL | opr8a |  | DIR | 38 | dd | 4 |
| ASLA |  | INH (A) | 48 |  | 1 |
| ASLX |  | INH (X) | 58 |  | 1 |
| ASL | oprx8, X | IX1 | 68 | ff | 4 |
| ASL | , X | IX | 78 |  | 3 |
| ASL | oprx8,SP | SP1 | 9E68 | ff | 5 |

## ASR

## Arithmetic Shift Right

## Operation



## Description

Shifts all bits of $A, X$, or $M$ one place to the right. Bit 7 is held constant. Bit 0 is loaded into the $C$ bit of the CCR. This operation effectively divides a two's complement value by 2 without changing its sign. The carry bit can be used to round the result.

## Condition Codes and Boolean Formulae

| $v$ |  |  | H | 1 | N | z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | 1 | 1 | - | - | $\pm$ | $\pm$ | $\pm$ |

$\mathrm{V}: \mathrm{R} 7 \oplus \mathrm{bO}$
Set if the exclusive-OR of the resulting N and C flags is 1 ; cleared otherwise
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is $\$ 00$; cleared otherwise
C: b0
Set if, before the shift, the LSB of $\mathrm{A}, \mathrm{X}$, or M was set; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| ASR | opr8a |  | DIR | 37 | dd | 4 |
| ASRA |  | INH (A) | 47 |  | 1 |
| ASRX |  | INH (X) | 57 |  | 1 |
| ASR | oprx8, X | IX1 | 67 | ff | 4 |
| ASR | , X | IX | 77 |  | 3 |
| ASR | oprx8,SP | SP1 | 9E67 | ff | 5 |

## Branch if Carry Bit Clear

BCC
(Same as BHS)

## Operation

If $(\mathrm{C})=0, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$
Simple branch

## Description

Tests state of $C$ bit in CCR and causes a branch if $C$ is clear. BCC can be used after shift or rotate instructions or to check for overflow after operations on unsigned numbers. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| BCC rel | REL | 24 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## Operation

$\mathrm{M} n \leftarrow 0$

## Description

Clear bit $n(n=7,6,5, \ldots 0)$ in location M . All other bits in M are unaffected. In other words, M can be any random-access memory (RAM) or input/output (I/O) register address in the $\$ 0000$ to $\$ 00 F F$ area of memory. (Direct addressing mode is used to specify the address of the operand.) This instruction reads the specified 8 -bit location, modifies the specified bit, and then writes the modified 8 -bit value back to the memory location.

## Condition Codes and Boolean Formulae

None affected

| V | H |  | I | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| BCLR | 0,opr8a |  | DIR (b0) | 11 | dd | 4 |
| BCLR | 1,opr8a | DIR (b1) | 13 | dd | 4 |
| BCLR | 2,opr8a | DIR (b2) | 15 | dd | 4 |
| BCLR | 3,opr8a | DIR (b3) | 17 | dd | 4 |
| BCLR | 4,opr8a | DIR (b4) | 19 | dd | 4 |
| BCLR | 5,opr8a | DIR (b5) | 1B | dd | 4 |
| BCLR | 6,opr8a | DIR (b6) | 1D | dd | 4 |
| BCLR | 7,opr8a | DIR (b7) | 1F | dd | 4 |

## Branch if Carry Bit Set <br> (Same as BLO)

## Operation

If $(\mathrm{C})=1, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$
Simple branch

## Description

Tests the state of the $C$ bit in the CCR and causes a branch if $C$ is set. BCS can be used after shift or rotate instructions or to check for overflow after operations on unsigned numbers. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

## Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) |  |
|  | REL | 25 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## Branch if Equal

## Operation

If $(Z)=1, P C \leftarrow(P C)+\$ 0002+r e l$
Simple branch; may be used with signed or unsigned operations

## Description

Tests the state of the $Z$ bit in the CCR and causes a branch if $Z$ is set. Compare instructions perform a subtraction with two operands and produce an internal result without changing the original operands. If the two operands were equal, the internal result of the subtraction for the compare will be zero so the $Z$ bit will be equal to one and the BEQ will cause a branch.

This instruction can also be used after a load or store without having to do a separate test or compare on the loaded value. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

## Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) |  |
|  | REL | 27 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## BGE

## Branch if Greater Than or Equal To

## Operation

If $(\mathrm{N} \oplus \mathrm{V})=0, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$
For signed two's complement values
if (Accumulator) $\geq$ (Memory), then branch

## Description

If the BGE instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch occurs if and only if the two's complement number in the $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ register was greater than or equal to the two's complement number in memory.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| BGE rel | REL | 90 |  | 3 |

See the BRA instruction for a summary of all branches and their complements.

## Branch if Greater Than

## Operation

If $(\mathrm{Z}) \mathrm{I}(\mathrm{N} \oplus \mathrm{V})=0, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$
For signed two's complement values
if (Accumulator) > (Memory), then branch

## Description

If the BGT instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch will occur if and only if the two's complement number in the $A, X$, or $\mathrm{H}: \mathrm{X}$ register was greater than the two's complement number in memory.

## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| BGT rel | REL | 92 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## BHCC

## Branch if Half Carry Bit Clear

## Operation

$$
\text { If }(\mathrm{H})=0, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l
$$

## Description

Tests the state of the H bit in the CCR and causes a branch if H is clear. This instruction is used in algorithms involving BCD numbers that were originally written for the M68HC05 or M68HC08 devices. The DAA instruction in the HC08 simplifies operations on BCD numbers so BHCC and BHCS should not be needed in new programs. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| BHCC rel | REL | 28 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## BHCS

## Branch if Half Carry Bit Set

## Operation

$$
\text { If }(H)=1, P C \leftarrow(P C)+\$ 0002+r e l
$$

## Description

Tests the state of the H bit in the CCR and causes a branch if H is set. This instruction is used in algorithms involving BCD numbers that were originally written for the M68HC05 or M68HC08 devices. The DAA instruction in the HC08 simplifies operations on BCD numbers so BHCC and BHCS should not be needed in new programs. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address <br> Mode | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | REL | 29 |  |

See the BRA instruction for a summary of all branches and their complements.

## Branch if Higher

## Operation

If (C) I $(Z)=0, P C \leftarrow(P C)+\$ 0002+r e l$
For unsigned values, if (Accumulator) $>$ (Memory), then branch

## Description

Causes a branch if both $C$ and $Z$ are cleared. If the BHI instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch will occur if the unsigned binary number in the $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ register was greater than unsigned binary number in memory. Generally not useful after CLR, COM, DEC, INC, LDA, LDHX, LDX, STA, STHX, STX, or TST because these instructions do not affect the carry bit in the CCR. See the BRA instruction for details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) |  |
|  | REL | 22 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

BHS

## Branch if Higher or Same

BHS

## (Same as BCC)

## Operation

If $(C)=0, P C \leftarrow(P C)+\$ 0002+r e l$
For unsigned values, if (Accumulator) $\geq$ (Memory), then branch

## Description

If the BHS instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch will occur if the unsigned binary number in the $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ register was greater than or equal to the unsigned binary number in memory. Generally not useful after CLR, COM, DEC, INC, LDA, LDHX, LDX, STA, STHX, STX, or TST because these instructions do not affect the carry bit in the CCR. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected

| V |  | H | I | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

## Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form |  | Address Mode | Machine Code |  | $\begin{gathered} \mathrm{HC08} \\ \text { Cycles } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| BHS | rel |  | REL | 24 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## Branch if $\overline{\mathrm{RQ}} \mathbf{P i n}$ High

## Operation

If $\overline{\mathrm{RQ}} \mathrm{pin}=1, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$

## Description

Tests the state of the external interrupt pin and causes a branch if the pin is high. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address <br> Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| BIH rel | REL | 2 F |  | 3 |

See the BRA instruction for a summary of all branches and their complements.

## BIL

## Branch if $\overline{\mathrm{RQ}}$ Pin Low

## Operation

If $\overline{\mathrm{RQ}} \mathrm{pin}=0, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$

## Description

Tests the state of the external interrupt pin and causes a branch if the pin is low. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address <br> Mode | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  | REL | 2 E | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## Operation

(A) \& (M)

## Description

Performs the logical AND comparison of the contents of $A$ and the contents of $M$ and modifies the condition codes accordingly. Neither the contents of $A$ nor $M$ are altered. (Each bit of the result of the AND would be the logical AND of the corresponding bits of A and M.)

This instruction is typically used to see if a particular bit, or any of several bits, in a byte are 1 s . A mask value is prepared with 1 s in any bit positions that are to be checked. This mask may be in accumulator A or memory and the unknown value to be checked will be in memory or the accumulator A, respectively. After the BIT instruction, a BNE instruction will branch if any bits in the tested location that correspond to 1 s in the mask were 1 s .

## Condition Codes and Boolean Formulae

| v |  |  | H | 1 | N | z | c |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | $\pm$ | $\pm$ | - |

V: 0
Cleared
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R} 0}$
Set if result is $\$ 00$; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| BIT | \#opr8i |  | IMM | A5 | ii |  | 2 |
| BIT | opr8a | DIR | B5 | dd |  | 3 |
| BIT | opr16a | EXT | C5 | hh | 11 | 4 |
| BIT | oprx16,X | IX2 | D5 | ee | ff | 4 |
| BIT | oprx8, X | IX1 | E5 | ff |  | 3 |
| BIT | , X | IX | F5 |  |  | 2 |
| BIT | oprx16,SP | SP2 | 9ED5 | ee | ff | 5 |
| BIT | oprx8,SP | SP1 | 9EE5 | ff |  | 4 |

## BLE

## Operation

If $(\mathrm{Z})$ I $(\mathrm{N} \oplus \mathrm{V})=1, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$
For signed two's complement numbers
if (Accumulator) $\leq$ (Memory), then branch

## Description

If the BLE instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch will occur if and only if the two's complement in the $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ register was less than or equal to the two's complement number in memory.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| BLE rel | REL | 93 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## Branch if Lower

## Operation

If $(\mathrm{C})=1, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$
For unsigned values, if (Accumulator) $<$ (Memory), then branch

## Description

If the BLO instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch will occur if the unsigned binary number in the $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ register was less than the unsigned binary number in memory. Generally not useful after CLR, COM, DEC, INC, LDA, LDHX, LDX, STA, STHX, STX, or TST because these instructions do not affect the carry bit in the CCR. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) |  |
|  | REL | 25 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## Operation

If $(C)$ I $(Z)=1, P C \leftarrow(P C)+\$ 0002+r e l$
For unsigned values, if (Accumulator) $\leq$ (Memory), then branch

## Description

Causes a branch if ( C is set) or ( $Z$ is set). If the BLS instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch will occur if and only if the unsigned binary number in the $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ register was less than or equal to the unsigned binary number in memory. Generally not useful after CLR, COM, DEC, INC, LDA, LDHX, LDX, STA, STHX, STX, or TST because these instructions do not affect the carry bit in the CCR. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

## Source Form, Addressing Mode, Machine Code, Cycle, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) |  |
|  | REL | 23 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## Branch if Less Than

## Operation

If $(\mathrm{N} \oplus \mathrm{V})=1, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$
For signed two's complement numbers
if (Accumulator) < (Memory), then branch

## Description

If the BLT instruction is executed immediately after execution of a CMP, CPHX, CPX, SBC, or SUB instruction, the branch will occur if and only if the two's complement number in the $A, X$, or $H$ :X register was less than the two's complement number in memory. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form |  | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| BLT | rel |  | REL | 91 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## BMC

## Branch if Interrupt Mask Clear

## Operation

If $(\mathrm{I})=0, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$

## Description

Tests the state of the I bit in the CCR and causes a branch if I is clear (if interrupts are enabled). See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
|  | REL | 2 C | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## Branch if Minus

## Operation

If $(\mathrm{N})=1, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$
Simple branch; may be used with signed or unsigned operations

## Description

Tests the state of the N bit in the CCR and causes a branch if N is set.
Simply loading or storing $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ will cause the N condition code bit to be set or cleared to match the most significant bit of the value loaded or stored. The BMI instruction can be used after such a load or store without having to do a separate test or compare instruction before the conditional branch. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) |  |
|  | REL | 2 B | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## BMS

## Operation

If $(\mathrm{I})=1, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$

## Description

Tests the state of the I bit in the CCR and causes a branch if I is set (if interrupts are disabled). See BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected

| V |  | H | I | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
|  | REL | 2 D | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## BNE

## Branch if Not Equal

## Operation

If $(Z)=0, P C \leftarrow(P C)+\$ 0002+r e l$
Simple branch, may be used with signed or unsigned operations

## Description

Tests the state of the $Z$ bit in the CCR and causes a branch if $Z$ is clear
Following a compare or subtract instruction, the branch will occur if the arguments were not equal. This instruction can also be used after a load or store without having to do a separate test or compare on the loaded value. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) |  |
|  | REL | 26 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

Branch if Plus

## Operation

If $(\mathrm{N})=0, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$
Simple branch

## Description

Tests the state of the N bit in the CCR and causes a branch if N is clear
Simply loading or storing $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ will cause the N condition code bit to be set or cleared to match the most significant bit of the value loaded or stored. The BPL instruction can be used after such a load or store without having to do a separate test or compare instruction before the conditional branch. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) |  |
|  | REL | 2 A | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## Operation

$\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$

## Description

Performs an unconditional branch to the address given in the foregoing formula. In this formula, rel is the two's-complement relative offset in the last byte of machine code for the instruction and ( PC ) is the address of the opcode for the branch instruction.

A source program specifies the destination of a branch instruction by its absolute address, either as a numerical value or as a symbol or expression which can be numerically evaluated by the assembler. The assembler calculates the 8-bit relative offset re/ from this absolute address and the current value of the location counter.

## Condition Codes and Boolean Formulae

None affected

| V |  |  | H | I | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |

The table on the facing page is a summary of all branch instructions.

The BRA description continues next page.

## (Continued)

## Branch Instruction Summary

Table 5-1 is a summary of all branch instructions.
Table 5-1. Branch Instruction Summary

| Branch |  |  |  | Complementary Branch |  |  | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Test | Boolean | Mnemonic | Opcode | Test | Mnemonic | pcode |  |
| $r>m$ | (Z) $\mid(N \oplus V)=0$ | BGT | 92 | $r \leq m$ | BLE | 93 | Signed |
| $r \geq m$ | $(\mathrm{N} \oplus \mathrm{V})=0$ | BGE | 90 | $r<m$ | BLT | 91 | Signed |
| $r=m$ | $(\mathrm{Z})=1$ | BEQ | 27 | $r \neq m$ | BNE | 26 | Signed |
| $r \leq m$ | (Z) \| $(\mathrm{N} \oplus \mathrm{V})=1$ | BLE | 93 | $r>m$ | BGT | 92 | Signed |
| $r<m$ | $(\mathrm{N} \oplus \mathrm{V})=1$ | BLT | 91 | $r \geq m$ | BGE | 90 | Signed |
| $r>m$ | (C) I (Z) $=0$ | BHI | 22 | $r \leq m$ | BLS | 23 | Unsigned |
| $r \geq m$ | (C) $=0$ | BHS/BCC | 24 | $r<m$ | BLO/BCS | 25 | Unsigned |
| $r=m$ | (Z) $=1$ | BEQ | 27 | $r \neq m$ | BNE | 26 | Unsigned |
| $r \leq m$ | (C) $\mid(Z)=1$ | BLS | 23 | $r>m$ | BHI | 22 | Unsigned |
| $r<m$ | (C) $=1$ | BLO/BCS | 25 | $r \geq m$ | BHS/BCC | 24 | Unsigned |
| Carry | (C) $=1$ | BCS | 25 | No carry | BCC | 24 | Simple |
| result=0 | $(\mathrm{Z})=1$ | BEQ | 27 | result $=0$ | BNE | 26 | Simple |
| Negative | $(\mathrm{N})=1$ | BMI | 2B | Plus | BPL | 2A | Simple |
| I mask | (I) $=1$ | BMS | 2D | I mask=0 | BMC | 2 C | Simple |
| H-Bit | $(\mathrm{H})=1$ | BHCS | 29 | $\mathrm{H}=0$ | BHCC | 28 | Simple |
| $\overline{\mathrm{IRQ}}$ high | - | BIH | 2 F | - | BIL | 2E | Simple |
| Always | - | BRA | 20 | Never | BRN | 21 | Uncond. |

$r=$ register: $\mathrm{A}, \mathrm{X}$, or $\mathrm{H}: \mathrm{X}$ (for CPHX instruction) $\quad m=$ memory operand
During program execution, if the tested condition is true, the two's complement offset is sign-extended to a 16 -bit value which is added to the current program counter. This causes program execution to continue at the address specified as the branch destination. If the tested condition is not true, the program simply continues to the next instruction after the branch.

## BRCLR $n$

## Operation

If bit $n$ of $\mathrm{M}=0, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0003+r e l$

## Description

Tests bit $n(n=7,6,5, \ldots 0)$ of location M and branches if the bit is clear. M can be any RAM or I/O register address in the $\$ 0000$ to $\$ 00 F F$ area of memory because direct addressing mode is used to specify the address of the operand.

The C bit is set to the state of the tested bit. When used with an appropriate rotate instruction, BRCLR $n$ provides an easy method for performing serial-to-parallel conversions.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | I |

C: Set if $\mathrm{Mn}=1$; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |  |
| BRCLR | 0,opr8a,rel |  | DIR (b0) | 01 | dd | rr | 5 |
| BRCLR | 1,opr8a,rel | DIR (b1) | 03 | dd | rr | 5 |
| BRCLR | 2,opr8a,rel | DIR (b2) | 05 | dd | rr | 5 |
| BRCLR | 3,opr8a,rel | DIR (b3) | 07 | dd | rr | 5 |
| BRCLR | 4,opr8a,rel | DIR (b4) | 09 | dd | rr | 5 |
| BRCLR | 5,opr8a,rel | DIR (b5) | OB | dd | rr | 5 |
| BRCLR | 6,opr8a,rel | DIR (b6) | OD | dd | rr | 5 |
| BRCLR | 7,opr8a,rel | DIR (b7) | OF | dd | rr | 5 |

## Branch Never

## Operation

$\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002$

## Description

Never branches. In effect, this instruction can be considered a 2-byte no operation (NOP) requiring three cycles for execution. Its inclusion in the instruction set provides a complement for the BRA instruction. The BRN instruction is useful during program debugging to negate the effect of another branch instruction without disturbing the offset byte.

This instruction can be useful in instruction-based timing delays. Instruction-based timing delays are usually discouraged because such code is not portable to systems with different clock speeds.

## Condition Codes and Boolean Formulae



Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) |  |
|  | REL | 21 | rr | 3 |

See the BRA instruction for a summary of all branches and their complements.

## Operation

If bit $n$ of $\mathrm{M}=1, \mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0003+r e l$

## Description

Tests bit $n(n=7,6,5, \ldots 0)$ of location M and branches if the bit is set. M can be any RAM or I/O register address in the $\$ 0000$ to $\$ 00 F F$ area of memory because direct addressing mode is used to specify the address of the operand.

The C bit is set to the state of the tested bit. When used with an appropriate rotate instruction, BRSET $n$ provides an easy method for performing serial-to-parallel conversions.

## Condition Codes and Boolean Formulae

| v |  |  | H | 1 | N | z | c |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | 1 |

C: Set if $\mathrm{M} n=1$; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |  |
| BRSET | 0,opr8a,rel |  | DIR (b0) | 00 | dd | rr | 5 |
| BRSET | 1,opr8a,rel | DIR (b1) | 02 | dd | rr | 5 |
| BRSET | 2,opr8a,rel | DIR (b2) | 04 | dd | rr | 5 |
| BRSET | 3,opr8a,rel | DIR (b3) | 06 | dd | rr | 5 |
| BRSET | 4,opr8a,rel | DIR (b4) | 08 | dd | rr | 5 |
| BRSET | 5,opr8a,rel | DIR (b5) | 0A | dd | rr | 5 |
| BRSET | 6,opr8a,rel | DIR (b6) | OC | dd | rr | 5 |
| BRSET | 7,opr8a,rel | DIR (b7) | 0E | dd | rr | 5 |

## BSET $n$

## Operation

$\mathrm{M} n \leftarrow 1$

## Description

Set bit $n(n=7,6,5, \ldots 0)$ in location M . All other bits in M are unaffected. M can be any RAM or I/O register address in the $\$ 0000$ to $\$ 00 \mathrm{FF}$ area of memory because direct addressing mode is used to specify the address of the operand. This instruction reads the specified 8 -bit location, modifies the specified bit, and then writes the modified 8 -bit value back to the memory location.

## Condition Codes and Boolean Formulae

None affected

| H |  |  |  |  |  |  |  |  | H | I | N |  | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |  |  |  |  |  |  |  |

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| BSET | 0,opr8a |  | DIR (b0) | 10 | dd | 4 |
| BSET | 1,opr8a | DIR (b1) | 12 | dd | 4 |
| BSET | 2,opr8a | DIR (b2) | 14 | dd | 4 |
| BSET | 3,opr8a | DIR (b3) | 16 | dd | 4 |
| BSET | 4,opr8a | DIR (b4) | 18 | dd | 4 |
| BSET | 5,opr8a | DIR (b5) | 1A | dd | 4 |
| BSET | 6,opr8a | DIR (b6) | 1C | dd | 4 |
| BSET | 7,opr8a | DIR (b7) | 1E | dd | 4 |

## Branch to Subroutine

## Operation

$\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002$ Advance PC to return address
Push (PCL); SP $\leftarrow(\mathrm{SP})$ - \$0001Push low half of return address
Push (PCH); SP $\leftarrow(\mathrm{SP})-\$ 0001$ Push high half of return address
$\mathrm{PC} \leftarrow(\mathrm{PC})+$ rel Load PC with start address of requested subroutine

## Description

The program counter is incremented by 2 from the opcode address (so it points to the opcode of the next instruction which will be the return address). The least significant byte of the contents of the program counter (low-order return address) is pushed onto the stack. The stack pointer is then decremented by 1 . The most significant byte of the contents of the program counter (high-order return address) is pushed onto the stack. The stack pointer is then decremented by 1. A branch then occurs to the location specified by the branch offset. See the BRA instruction for further details of the execution of the branch.

## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

## Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
|  | REL | AD | rr | 4 |

## CBEQ

## Compare and Branch if Equal

## Operation

For DIR or IMM modes:if $(A)=(M), P C \leftarrow(P C)+\$ 0003+r e l$
Or for IX+ mode: if $(\mathrm{A})=(\mathrm{M})$; $\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e l$
Or for SP1 mode: if $(\mathrm{A})=(\mathrm{M})$; $\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0004+r e l$
Or for CBEQX:if $(X)=(\mathrm{M})$; $\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0003+r e l$

## Description

CBEQ compares the operand with the accumulator (or index register for CBEQX instruction) against the contents of a memory location and causes a branch if the register ( A or X ) is equal to the memory contents. The CBEQ instruction combines CMP and BEQ for faster table lookup routines and condition codes are not changed.
The IX+ variation of the CBEQ instruction compares the operand addressed by $\mathrm{H}: \mathrm{X}$ to A and causes a branch if the operands are equal. $\mathrm{H}: \mathrm{X}$ is then incremented regardless of whether a branch is taken. The IX1+ variation of CBEQ operates the same way except that an 8 -bit offset is added to $\mathrm{H}: \mathrm{X}$ to form the effective address of the operand.

## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

## Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |  |
| CBEQ | opr8a,rel |  | DIR | 31 | dd | rr | 5 |
| CBEQA | \#opr8i,rel | IMM | 41 | ii | rr | 4 |
| CBEQX | \#opr8i,rel | IMM | 51 | ii | rr | 4 |
| CBEQ | oprx8, $\mathrm{X}+$,rel | IX1+ | 61 | ff | rr | 5 |
| CBEQ | ,X+,rel | IX+ | 71 | rr |  | 4 |
| CBEQ | oprx8,SP,rel | SP1 | 9E61 | ff | rr | 6 |

## Clear Carry Bit

CLC

## Operation

C bit $\leftarrow 0$

## Description

Clears the C bit in the CCR. CLC may be used to set up the $C$ bit prior to a shift or rotate instruction that involves the C bit. The C bit can also be used to pass status information between a subroutine and the calling program.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | 0 |

C: 0
Cleared
Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | ---: | ---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
| CLC | INH | 98 |  | 1 |

## CLI

## Clear Interrupt Mask Bit

## Operation

$$
\text { I bit } \leftarrow 0
$$

## Description

Clears the interrupt mask bit in the CCR. When the I bit is clear, interrupts are enabled. The next instruction after a CLI will not be executed if there was an interrupt pending prior to execution of the CLI instruction.

Condition Codes and Boolean
Formulae


I: 0
Cleared

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |

## CLR

## Clear

CLR

## Operation

$A \leftarrow \$ 00$
Or $\mathrm{M} \leftarrow \$ 00$
Or $X \leftarrow \$ 00$
Or $\mathrm{H} \leftarrow \$ 00$

## Description

The contents of memory (M), A, X, or H are replaced with zeros.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | 0 | 1 | - |

V: 0
Cleared
$\mathrm{N}: 0$
Cleared
Z: 1
Set
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| CLR | opr8a |  | DIR | 3F | dd | 3 |
| CLRA |  | INH (A) | 4F |  | 1 |
| CLRX |  | INH (X) | 5F |  | 1 |
| CLRH |  | INH (H) | 8C |  | 1 |
| CLR | oprx8, X | IX1 | 6 F | ff | 3 |
| CLR | , X | IX | 7F |  | 2 |
| CLR | oprx8,SP | SP1 | 9E6F | ff | 4 |

## Operation

(A) - (M)

## Description

Compares the contents of A to the contents of M and sets the condition codes, which may then be used for arithmetic (signed or unsigned) and logical conditional branching. The contents of both A and M are unchanged.

## Condition Codes and Boolean Formulae

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | 1 | 1 | - | - | $\pm$ | $\pm$ | $\ddagger$ |

V: A7\& $\overline{\mathrm{M} 7} \& \overline{\mathrm{R7}} \mid \overline{\mathrm{A} 7} \& \mathrm{M} 7 \& R 7$
Set if a two's complement overflow resulted from the operation; cleared otherwise. Literally read, an overflow condition occurs if a positive number is subtracted from a negative number with a positive result, or, if a negative number is subtracted from a positive number with a negative result.

N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is \$00; cleared otherwise
C: $\overline{\text { A7 }} \& \mathrm{M} 7$ I M7\&R7 | R7\& $\overline{A 7}$
Set if the unsigned value of the contents of memory is larger than the unsigned value of the accumulator; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| CMP | \#opr8i |  | IMM | A1 | ii |  | 2 |
| CMP | opr8a | DIR | B1 | dd |  | 3 |
| CMP | opr16a | EXT | C1 | hh | II | 4 |
| CMP | oprx16,X | IX2 | D1 | ee | ff | 4 |
| CMP | oprx8, X | IX1 | E1 | ff |  | 3 |
| CMP | , X | IX | F1 |  |  | 2 |
| CMP | oprx16,SP | SP2 | 9ED1 | ee | ff | 5 |
| CMP | oprx8,SP | SP1 | 9EE1 | ff |  | 4 |

## Operation

$\mathrm{A} \leftarrow \overline{\mathrm{A}}=\$ \mathrm{FF}-(\mathrm{A})$
Or $\mathrm{X} \leftarrow \overline{\mathrm{X}}=$ \$FF $-(\mathrm{X})$
Or $\mathrm{M} \leftarrow \overline{\mathrm{M}}=\$ \mathrm{FF}-(\mathrm{M})$

## Description

Replaces the contents of $A, X$, or $M$ with the one's complement. Each bit of $A, X$, or $M$ is replaced with the complement of that bit.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | $\perp$ | $\ddagger$ | 1 |

V: 0
Cleared
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{RO}}$
Set if result is \$00; cleared otherwise
C: 1
Set

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| COM opr8a | DIR | 33 | dd | 4 |
| COMA | INH (A) | 43 |  | 1 |
| COMX | INH (X) | 53 |  | 1 |
| COM oprx8,X | IX1 | 63 | ff | 4 |
| COM , X | IX | 73 |  | 3 |
| COM oprx8,SP | SP1 | 9E63 | ff | 5 |

## CPHX

## Operation

$$
(\mathrm{H}: \mathrm{X})-(\mathrm{M}: \mathrm{M}+\$ 0001)
$$

## Description

CPHX compares index register $(\mathrm{H}: \mathrm{X})$ with the 16-bit value in memory and sets the condition codes, which may then be used for arithmetic (signed or unsigned) and logical conditional branching. The contents of both $\mathrm{H}: \mathrm{X}$ and $\mathrm{M}: \mathrm{M}+\$ 0001$ are unchanged.

## Condition Codes and Boolean Formulae

| $v$ |  |  | H | 1 | N | z | c |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | 1 | 1 | - | - | $\pm$ | $\pm$ | $\pm$ |

V: H7\& $\overline{\mathrm{M} 15} \& \overline{\mathrm{R15}}$ । $\overline{\mathrm{H} 7 \& M 15 \& R 15}$
Set if a two's complement overflow resulted from the operation; cleared otherwise
N: R15
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 15} \& \overline{\mathrm{R} 14} \& \overline{\mathrm{R} 13} \& \overline{\mathrm{R} 12} \& \overline{\mathrm{R} 11} \& \overline{\mathrm{R} 10} \& \overline{\mathrm{R} 9} \& \overline{\mathrm{R} 8}$
\& $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise
C: $\overline{\mathrm{H} 7} \& \mathrm{M} 15$ | M15\&R15 | R15\& $\overline{\mathrm{H7}}$
Set if the absolute value of the contents of memory is larger than the absolute value of the index register; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) | Cycles |

## CPX

## Operation

$$
(\mathrm{X})-(\mathrm{M})
$$

## Description

Compares the contents of $X$ to the contents of $M$ and sets the condition codes, which may then be used for arithmetic (signed or unsigned) and logical conditional branching. The contents of both X and M are unchanged.

## Condition Codes and Boolean Formulae

| V |  |  | H | I | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\downarrow$ | 1 | 1 | - | - | $\downarrow$ | $\downarrow$ | $\downarrow$ |

V: X7\& $\overline{\mathrm{M} 7 \& \overline{R 7} \mid \overline{\mathrm{X} 7} \& \mathrm{M} 7 \& R 7}$
Set if a two's complement overflow resulted from the operation; cleared otherwise
N: R7
Set if MSB of result of the subtraction is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R} 0}$
Set if result is $\$ 00$; cleared otherwise
C: $\overline{\mathrm{X} 7} \& \mathrm{M} 7$ | M7\&R7 \| R7\& $\overline{\mathrm{X} 7}$
Set if the unsigned value of the contents of memory is larger than the unsigned value in the index register; cleared otherwise

## Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |  |
| CPX | \#opr8i |  | IMM | A3 | ii |  | 2 |
| CPX | opr8a | DIR | B3 | dd |  | 3 |
| CPX | opr16a | EXT | C3 | hh | II | 4 |
| CPX | oprx16,X | IX2 | D3 | ee | ff | 4 |
| CPX | oprx8, X | IX1 | E3 | $f f$ |  | 3 |
| CPX | ,X | IX | F3 |  |  | 2 |
| CPX | oprx16,SP | SP2 | 9ED3 | ee | ff | 5 |
| CPX | oprx8,SP | SP1 | 9EE3 | ff |  | 4 |

## Operation

$(\mathrm{A})_{10}$

## Description

Adjusts the contents of the accumulator and the state of the CCR carry bit after an ADD or ADC operation involving binary-coded decimal (BCD) values, so that there is a correct BCD sum and an accurate carry indication. The state of the CCR half carry bit affects operation. Refer to Table 5-2 for details of operation.

## Condition Codes and Boolean Formulae

| $v$ |  |  | H | 1 | N | z | c |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U | 1 | 1 | - | - | $\pm$ | $\pm$ | $\pm$ |

V: U
Undefined
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is $\$ 00$; cleared otherwise
C: Set if the decimal adjusted result is greater than 99 (decimal); refer to Table 5-2
Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address <br> Mode | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | ---: | ---: | :---: |
|  |  | Operand(s) |  |  |
| DAA | INH | 72 |  | 2 |

The DAA description continues next page.

## DAA

## Decimal Adjust Accumulator (Continued)

Table 5-2 shows DAA operation for all legal combinations of input operands. Columns 1-4 represent the results of ADC or ADD operations on BCD operands. The correction factor in column 5 is added to the accumulator to restore the result of an operation on two BCD operands to a valid $B C D$ value and to set or clear the $C$ bit. All values in this table are hexadecimal

Table 5-2. DAA Function Summary

| $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Initial <br> C-Bit Value | Value <br> of A[7:4] | Initial <br> H-Bit Value | Value <br> of A[3:0] | Correction <br> Factor | Corrected <br> C-Bit Value |
| 0 | $0-9$ | 0 | $0-9$ | 00 | 0 |
| 0 | $0-8$ | 0 | A-F | 06 | 0 |
| 0 | $0-9$ | 1 | $0-3$ | 06 | 0 |
| 0 | A-F | 0 | $0-9$ | 60 | 1 |
| 0 | $9-F$ | 0 | A-F | 66 | 1 |
| 0 | A-F | 1 | $0-3$ | 66 | 1 |
| 1 | $0-2$ | 0 | $0-9$ | 60 | 1 |
| 1 | $0-2$ | 0 | A-F | 66 | 1 |
| 1 | $0-3$ | 1 | $0-3$ | 66 | 1 |

## DBNZ

## Operation

$A \leftarrow(A)-\$ 01$
Or $\mathrm{M} \leftarrow(\mathrm{M})-\$ 01$
Or $\mathrm{X} \leftarrow(\mathrm{X})-\$ 01$
For DIR or IX1 modes: PC $\leftarrow(\mathrm{PC})+\$ 0003+r e l$ if $($ result $) \neq 0$
Or for INH or IX modes: $\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0002+r e$ if $($ result $) \neq 0$
Or for SP1 mode: $\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0004+r e l$ if $($ result $) \neq 0$

## Description

Subtract 1 from the contents of $A, M$, or $X$; then branch using the relative offset if the result of the subtraction is not $\$ 00$. DBNZX only affects the low order eight bits of the $\mathrm{H}: \mathrm{X}$ index register pair; the high-order byte $(\mathrm{H})$ is not affected.

## Condition Codes and Boolean Formulae

None affected

| V | H |  |  |  |  |  |  |  | I | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |  |  |  |  |  |

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |  |
| DBNZ | opr8a,rel |  | DIR | 3B | dd | rr | 5 |
| DBNZA | rel | INH | 4B | rr |  | 3 |
| DBNZX | rel | INH | 5B | rr |  | 3 |
| DBNZ | oprx8,X,rel | IX1 | 6B | ff | rr | 5 |
| DBNZ | ,X, rel | IX | 7B | rr |  | 4 |
| DBNZ | oprx8,SP,rel | SP1 | 9E6B | ff | rr | 6 |

## DEC

## Operation

$A \leftarrow(A)-\$ 01$
Or $X \leftarrow(X)-\$ 01$
Or $\mathrm{M} \leftarrow(\mathrm{M})-\$ 01$

## Description

Subtract 1 from the contents of $A, X$, or $M$. The $V, N$, and $Z$ bits in the CCR are set or cleared according to the results of this operation. The C bit in the CCR is not affected; therefore, the BLS, BLO, BHS, and BHI branch instructions are not useful following a DEC instruction.

DECX only affects the low-order byte of index register pair (H:X). To decrement the full 16-bit index register pair ( $\mathrm{H}: \mathrm{X}$ ), use AIX \# -1.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\downarrow$ | 1 | 1 | - | - | $\pm$ | $\downarrow$ | - |

$\mathrm{V}: \overline{\mathrm{R7}}$ \& A 7
Set if there was a two's complement overflow as a result of the operation; cleared otherwise.
Two's complement overflow occurs if and only if (A), (X), or (M) was $\$ 80$ before the operation.
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{RO}}$
Set if result is $\$ 00$; cleared otherwise

## Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| DEC opr8a | DIR | 3A | dd | 4 |
| DECA | INH (A) | 4A |  | 1 |
| DECX | INH (X) | 5A |  | 1 |
| DEC oprx8,X | IX1 | 6A | $f f$ | 4 |
| DEC , X | IX | 7A |  | 3 |
| DEC oprx8,SP | SP1 | 9E6A | ff | 5 |

DEX is recognized by assemblers as being equivalent to DECX.

## Divide

## Operation

$$
A \leftarrow(H: A) \div(X) ; H \leftarrow \text { Remainder }
$$

## Description

Divides a 16-bit unsigned dividend contained in the concatenated registers H and A by an 8-bit divisor contained in X . The quotient is placed in A , and the remainder is placed in H . The divisor is left unchanged.

An overflow (quotient > \$FF) or divide-by-0 sets the C bit, and the quotient and remainder are indeterminate.

## Condition Codes and Boolean Formulae

| H | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | I | I |

Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result (quotient) is $\$ 00$; cleared otherwise
C: Set if a divide-by-0 was attempted or if an overflow occurred; cleared otherwise
Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| DIV | INH | 52 |  | 7 |

## EOR

## Operation

$$
A \leftarrow(A \oplus M)
$$

## Description

Performs the logical exclusive-OR between the contents of $A$ and the contents of $M$ and places the result in $A$. Each bit of $A$ after the operation will be the logical exclusive-OR of the corresponding bits of M and A before the operation.

## Condition Codes and Boolean Formulae



V: 0
Cleared
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{RO}}$
Set if result is $\$ 00$; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | d(s) |  |
| EOR | \#opr8i |  | IMM | A8 | ii |  | 2 |
| EOR | opr8a | DIR | B8 | dd |  | 3 |
| EOR | opr16a | EXT | C8 | hh | II | 4 |
| EOR | oprx16,X | IX2 | D8 | ee | ff | 4 |
| EOR | oprx8, X | IX1 | E8 | ff |  | 3 |
| EOR | ,X | IX | F8 |  |  | 2 |
| EOR | oprx16,SP | SP2 | 9ED8 | ee | ff | 5 |
| EOR | oprx8,SP | SP1 | 9EE8 | ff |  | 4 |

## INC

## Operation

$A \leftarrow(A)+\$ 01$
Or $\mathrm{X} \leftarrow(\mathrm{X})+\$ 01$
Or $\mathrm{M} \leftarrow(\mathrm{M})+\$ 01$

## Description

Add 1 to the contents of $\mathrm{A}, \mathrm{X}$, or M . The $\mathrm{V}, \mathrm{N}$, and Z bits in the CCR are set or cleared according to the results of this operation. The C bit in the CCR is not affected; therefore, the BLS, BLO, BHS, and BHI branch instructions are not useful following an INC instruction.

INCX only affects the low-order byte of index register pair (H:X). To increment the full 16-bit index register pair (H:X), use AIX \#1.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\downarrow$ | 1 | 1 | - | - | $\pm$ | $\ddagger$ | - |

V: $\overline{\mathrm{A} 7} \& \mathrm{R7}$
Set if there was a two's complement overflow as a result of the operation; cleared otherwise.
Two's complement overflow occurs if and only if (A), (X), or (M) was \$7F before the operation.
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is $\$ 00$; cleared otherwise

## Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| INC | opr8a |  | DIR | 3C | dd | 4 |
| INCA |  | INH (A) | 4 C |  | 1 |
| INCX |  | INH (X) | 5 C |  | 1 |
| INC | oprx8, X | IX1 | 6C | $f f$ | 4 |
| INC | ,X | IX | 7 C |  | 3 |
| INC | oprx8,SP | SP1 | 9E6C | ff | 5 |

INX is recognized by assemblers as being equivalent to INCX.

## Operation

$\mathrm{PC} \leftarrow$ effective address

## Description

A jump occurs to the instruction stored at the effective address. The effective address is obtained according to the rules for extended, direct, or indexed addressing.

## Condition Codes and Boolean Formulae

None affected

| V |  | H | I | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source <br> Form | Address <br> Mode | Machine Code |  | HC08 |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Operand(s) | Cycles |  |
|  | DIR | BC | dd | 2 |
| JMP opr16a | EXT | CC | hh II | 3 |
| JMP oprx16,X | IX2 | DC | ee ff | 4 |
| JMP oprx8,X | IX1 | EC | ff | 3 |
| JMP ,X | IX | FC |  | 3 |

## Jump to Subroutine

## Operation

$\mathrm{PC} \leftarrow(\mathrm{PC})+n ;$
$n=1,2$, or 3 depending on address mode
Push (PCL); SP $\leftarrow(S P)$ - \$0001Push low half of return address
Push (PCH); SP $\leftarrow(\mathrm{SP})-\$ 0001$ Push high half of return address
$\mathrm{PC} \leftarrow$ effective addressLoad PC with start address of requested subroutine

## Description

The program counter is incremented by $n$ so that it points to the opcode of the next instruction that follows the JSR instruction ( $n=1,2$, or 3 depending on the addressing mode). The PC is then pushed onto the stack, eight bits at a time, least significant byte first. The stack pointer points to the next empty location on the stack. A jump occurs to the instruction stored at the effective address. The effective address is obtained according to the rules for extended, direct, or indexed addressing.

## Condition Codes and Boolean Formulae

None affected


## Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| JSR | opr8a |  | DIR | BD | dd |  | 4 |
| JSR | opr16a | EXT | CD | hh | 11 | 5 |
| JSR | oprx16,X | IX2 | DD | ee | ff | 6 |
| JSR | oprx8, X | IX1 | ED | ff |  | 5 |
| JSR | ,X | IX | FD |  |  | 4 |

## Operation

$A \leftarrow(M)$

## Description

Loads the contents of the specified memory location into $A$. The $N$ and $Z$ condition codes are set or cleared according to the loaded data; V is cleared. This allows conditional branching after the load without having to perform a separate test or compare.

## Condition Codes and Boolean Formulae

| H | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | I | I | - |

V: 0
Cleared
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is $\$ 00$; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| LDA | \#opr8i |  | IMM | A6 | ii |  | 2 |
| LDA | opr8a | DIR | B6 | dd |  | 3 |
| LDA | opr16a | EXT | C6 | hh | II | 4 |
| LDA | oprx16,X | IX2 | D6 | ee | ff | 4 |
| LDA | oprx8, X | IX1 | E6 | ff |  | 3 |
| LDA | , X | IX | F6 |  |  | 2 |
| LDA | oprx16,SP | SP2 | 9ED6 | ee | ff | 5 |
| LDA | oprx8,SP | SP1 | 9EE6 | ff |  | 4 |

## LDHX

## Operation

$$
H: X \leftarrow(M: M+\$ 0001)
$$

## Description

Loads the contents of the specified memory location into the index register ( $\mathrm{H}: \mathrm{X}$ ). The N and Z condition codes are set according to the data; V is cleared. This allows conditional branching after the load without having to perform a separate test or compare.

## Condition Codes and Boolean Formulae

| v |  |  | H | 1 | N | z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | $\pm$ | $\pm$ | - |

V: 0
Cleared
N: R15
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 15} \& \overline{\mathrm{R} 14} \& \overline{\mathrm{R} 13} \& \overline{\mathrm{R} 12} \& \overline{\mathrm{R} 11} \& \overline{\mathrm{R} 10} \& \overline{\mathrm{R} 9} \& \overline{\mathrm{R} 8}$
\& $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R} 0}$
Set if the result is $\$ 0000$; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| LDHX | \#opr |  | IMM | 45 | jj | kk | 3 |
| LDHX | opr | DIR | 55 | dd |  | 4 |

## LDX

## Operation

$$
X \leftarrow(M)
$$

## Description

Loads the contents of the specified memory location into $X$. The $N$ and $Z$ condition codes are set or cleared according to the loaded data; V is cleared. This allows conditional branching after the load without having to perform a separate test or compare.

## Condition Codes and Boolean Formulae

| $V$ | H | I | N |  | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | $\pm$ | $\pm$ | - |

V: 0
Cleared
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is $\$ 00$; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| LDX | \#opr8i |  | IMM | AE | ii |  | 2 |
| LDX | opr8a | DIR | BE | dd |  | 3 |
| LDX | opr16a | EXT | CE | hh | II | 4 |
| LDX | oprx16,X | IX2 | DE | ee | ff | 4 |
| LDX | oprx8,X | IX1 | EE | ff |  | 3 |
| LDX | , X | IX | FE |  |  | 2 |
| LDX | oprx16,SP | SP2 | 9EDE | ee | ff | 5 |
| LDX | oprx8,SP | SP1 | 9EEE | ff |  | 4 |

Logical Shift Left

## Operation



## Description

Shifts all bits of the $A, X$, or $M$ one place to the left. Bit 0 is loaded with a 0 . The $C$ bit in the CCR is loaded from the most significant bit of $A, X$, or $M$.

## Condition Codes and Boolean Formulae

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | 1 | 1 | - | - | $\pm$ | $\pm$ | $\pm$ |

V: R7 $\oplus b 7$
Set if the exclusive-OR of the resulting N and C flags is 1 ; cleared otherwise
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R} 0}$
Set if result is \$00; cleared otherwise
C: b7
Set if, before the shift, the MSB of $A, X$, or M was set; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| LSL | opr8a |  | DIR | 38 | dd | 4 |
| LSLA |  | INH (A) | 48 |  | 1 |
| LSLX |  | INH (X) | 58 |  | 1 |
| LSL | oprx8, X | IX1 | 68 | ff | 4 |
| LSL | , X | IX | 78 |  | 3 |
| LSL | oprx8,SP | SP1 | 9E68 | ff | 5 |

## LSR <br> Logical Shift Right

## Operation



## Description

Shifts all bits of $A, X$, or $M$ one place to the right. Bit 7 is loaded with a 0 . Bit 0 is shifted into the C bit.

## Condition Codes and Boolean Formulae

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | 1 | 1 | - | - | 0 | 1 | 1 |

$\mathrm{V}: 0 \oplus \mathrm{~b} 0=\mathrm{b} 0$
Set if the exclusive-OR of the resulting N and C flags is 1 ; cleared otherwise. Since $\mathrm{N}=0$, this simplifies to the value of bit 0 before the shift.

N: 0
Cleared
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is \$00; cleared otherwise
C: b0
Set if, before the shift, the LSB of $A, X$, or $M$, was set; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source <br> Form | Address <br> Mode | Machine Code |  | HC08 |
| :---: | :---: | ---: | ---: | :---: |
|  |  | Operand(s) | Cycles |  |
| LSR opr8a | DIR | 34 | dd | 4 |
| LSRA | INH (A) | 44 |  | 1 |
| LSRX | INH (X) | 54 |  | 1 |
| LSR oprx8,X | IX1 | 64 | ff | 4 |
| LSR ,X | IX | 74 |  | 3 |
| LSR oprx8,SP | SP1 | 9 E 64 | ff | 5 |

## Operation

$(\mathrm{M})_{\text {Destination }} \leftarrow(\mathrm{M})_{\text {Source }}$

## Description

Moves a byte of data from a source address to a destination address. Data is examined as it is moved, and condition codes are set. Source data is not changed. The accumulator is not affected.

The four addressing modes for the MOV instruction are:

1. IMM/DIR moves an immediate byte to a direct memory location.
2. DIR/DIR moves a direct location byte to another direct location.
3. $\mathrm{IX}+/ \mathrm{DIR}$ moves a byte from a location addressed by $\mathrm{H}: \mathrm{X}$ to a direct location. $\mathrm{H}: \mathrm{X}$ is incremented after the move.
4. DIR/IX+ moves a byte from a direct location to one addressed by $\mathrm{H}: \mathrm{X} . \mathrm{H}: \mathrm{X}$ is incremented after the move.

## Condition Codes and Boolean Formulae

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | $\pm$ | $\ddagger$ | - |

V: 0
Cleared
N: R7
Set if MSB of result is set; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R} 0}$
Set if result is \$00; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |  |
| MOV | opr8a,opr8a |  | DIR/DIR | 4E | dd | dd | 5 |
| MOV | opr8a, X+ | DIR/IX+ | 5E | dd |  | 4 |
| MOV | \#opr8i,opr8a | IMM/DIR | 6E | ii | dd | 4 |
| MOV | ,X+,opr8a | IX+/DIR | 7E | dd |  | 4 |

## Operation

$$
X: A \leftarrow(X) \times(A)
$$

## Description

Multiplies the 8-bit value in X (index register low) by the 8-bit value in the accumulator to obtain a 16-bit unsigned result in the concatenated index register and accumulator. After the operation, X contains the upper eight bits of the 16-bit result and A contains the lower eight bits of the result.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | 0 | - | - | - | 0 |

H: 0
Cleared
C: 0
Cleared

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| MUL | INH | 42 |  | 5 |

## Operation

$A \leftarrow-(A)$
Or $X \leftarrow-(X)$
Or $\mathrm{M} \leftarrow-(\mathrm{M})$;
this is equivalent to subtracting $\mathrm{A}, \mathrm{X}$, or M from $\$ 00$

## Description

Replaces the contents of A, X, or M with its two's complement. Note that the value $\$ 80$ is left unchanged.

## Condition Codes and Boolean Formulae

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | 1 | 1 | - | - | $\downarrow$ | $\pm$ | $\pm$ |

V: M7\&R7
Set if a two's complement overflow resulted from the operation; cleared otherwise. Overflow will occur only if the operand is $\$ 80$ before the operation.

N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is $\$ 00$; cleared otherwise
C: R7|R6|R5|R4|R3|R2|R1|R0
Set if there is a borrow in the implied subtraction from 0 ; cleared otherwise. The C bit will be set in all cases except when the contents of $\mathrm{A}, \mathrm{X}$, or M was $\$ 00$ prior to the NEG operation.

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| NEG opr8a | DIR | 30 | dd | 4 |
| NEGA | INH (A) | 40 |  | 1 |
| NEGX | INH (X) | 50 |  | 1 |
| NEG oprx8,X | IX1 | 60 | ff | 4 |
| NEG ,X | IX | 70 |  | 3 |
| NEG oprx8,SP | SP1 | 9E60 | ff | 5 |

## Operation

Uses one bus cycle

## Description

This is a single-byte instruction that does nothing except to consume one CPU clock cycle while the program counter is advanced to the next instruction. No register or memory contents are affected by this instruction.

## Condition Codes and Boolean Formulae

None affected

| V |  | H | I | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address <br> Mode | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Operand(s) | Cycles |  |
|  | INH | 9 D |  | 1 |

## Nibble Swap Accumulator

## Operation

$$
A \leftarrow(A[3: 0]: A[7: 4])
$$

## Description

Swaps upper and lower nibbles (4 bits) of the accumulator. The NSA instruction is used for more efficient storage and use of binary-coded decimal operands.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | ---: | ---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
|  | INH | 62 |  | 3 |

## ORA

## Operation

$$
A \leftarrow(A) \mid(M)
$$

## Description

Performs the logical inclusive-OR between the contents of $A$ and the contents of M and places the result in A. Each bit of A after the operation will be the logical inclusive-OR of the corresponding bits of M and A before the operation.

## Condition Codes and Boolean Formulae

| $V$ | H | I | N |  | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | $\pm$ | $\pm$ | - |

V: 0
Cleared
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{RO}}$
Set if result is $\$ 00$; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| ORA | \#opr8i |  | IMM | AA | ii |  | 2 |
| ORA | opr8a | DIR | BA | dd |  | 3 |
| ORA | opr16a | EXT | CA | hh | II | 4 |
| ORA | oprx16,X | IX2 | DA | ee | ff | 4 |
| ORA | oprx8, X | IX1 | EA | ff |  | 3 |
| ORA | ,X | IX | FA |  |  | 2 |
| ORA | oprx16,SP | SP2 | 9EDA | ee | ff | 5 |
| ORA | oprx8,SP | SP1 | 9EEA | ff |  | 4 |

## PSHA

## Push Accumulator onto Stack

## Operation

Push (A); SP $\leftarrow(S P)-\$ 0001$

## Description

The contents of A are pushed onto the stack at the address contained in the stack pointer. The stack pointer is then decremented to point to the next available location in the stack. The contents of $A$ remain unchanged.

## Condition Codes and Boolean Formulae

None affected

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| PSHA | INH | 87 |  | 2 |

## PSHH

## Push H (Index Register High) onto Stack

## Operation

Push (H); SP $\leftarrow(S P)-\$ 0001$

## Description

The contents of H are pushed onto the stack at the address contained in the stack pointer. The stack pointer is then decremented to point to the next available location in the stack. The contents of H remain unchanged.

## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| PSHH | INH | 8B |  | 2 |

## PSHX

## Push X (Index Register Low) onto Stack

## Operation

Push $(X) ; S P \leftarrow(S P)-\$ 0001$

## Description

The contents of $X$ are pushed onto the stack at the address contained in the stack pointer (SP). SP is then decremented to point to the next available location in the stack. The contents of $X$ remain unchanged.

## Condition Codes and Boolean Formulae

None affected

| V |  | H | I | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| PSHX | INH | 89 |  | 2 |

## PULA

## Pull Accumulator from Stack

## Operation

$$
\mathrm{SP} \leftarrow(\mathrm{SP}+\$ 0001) ; \text { pull }(\mathrm{A})
$$

## Description

The stack pointer (SP) is incremented to address the last operand on the stack. The accumulator is then loaded with the contents of the address pointed to by SP.

## Condition Codes and Boolean Formulae

None affected

| V |  | H | I | N | Z |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) | Cycles |
|  | INH | 86 |  | 2 |

## PULH

## Pull H (Index Register High) from Stack

Operation

$$
\mathrm{SP} \leftarrow(\mathrm{SP}+\$ 0001) \text {; pull (H) }
$$

## Description

The stack pointer (SP) is incremented to address the last operand on the stack. H is then loaded with the contents of the address pointed to by SP.

## Condition Codes and Boolean Formulae

None affected

| V |  | H | I | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) | Cycles |
|  | INH | 8 A |  | 2 |

## PULX

## Pull X (Index Register Low) from Stack

## Operation

$\mathrm{SP} \leftarrow(\mathrm{SP}+\$ 0001)$; pull $(\mathrm{X})$

## Description

The stack pointer (SP) is incremented to address the last operand on the stack. $X$ is then loaded with the contents of the address pointed to by SP.

## Condition Codes and Boolean Formulae

None affected

| V |  | H | I | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) | Cycles |
| PULX | INH | 88 |  | 2 |

## Operation



## Description

Shifts all bits of $A, X$, or $M$ one place to the left. Bit 0 is loaded from the $C$ bit. The $C$ bit is loaded from the most significant bit of $A, X$, or $M$. The rotate instructions include the carry bit to allow extension of the shift and rotate instructions to multiple bytes. For example, to shift a 24 -bit value left one bit, the sequence (ASL LOW, ROL MID, ROL HIGH) could be used, where LOW, MID, and HIGH refer to the low-order, middle, and high-order bytes of the 24-bit value, respectively.

## Condition Codes and Boolean Formulae

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | 1 | 1 | - | - | $\downarrow$ | $\downarrow$ | $\downarrow$ |

V: R7 $\oplus \mathrm{b} 7$
Set if the exclusive-OR of the resulting N and C flags is 1 ; cleared otherwise
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is \$00; cleared otherwise
C: b7
Set if, before the rotate, the MSB of $A, X$, or $M$ was set; cleared otherwise

## Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| ROL | opr8a |  | DIR | 39 | dd | 4 |
| ROLA |  | INH (A) | 49 |  | 1 |
| ROLX |  | INH (X) | 59 |  | 1 |
| ROL | oprx8,X | IX1 | 69 | $f$ | 4 |
| ROL | , X | IX | 79 |  | 3 |
| ROL | oprx8,SP | SP1 | 9E69 | ff | 5 |

## ROR

## Operation



## Description

Shifts all bits of $A, X$, or $M$ one place to the right. Bit 7 is loaded from the $C$ bit. Bit 0 is shifted into the $C$ bit. The rotate instructions include the carry bit to allow extension of the shift and rotate instructions to multiple bytes. For example, to shift a 24 -bit value right one bit, the sequence (LSR HIGH, ROR MID, ROR LOW) could be used, where LOW, MID, and HIGH refer to the low-order, middle, and high-order bytes of the 24-bit value, respectively.

## Condition Codes and Boolean Formulae

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | 1 | 1 | - | - | $\downarrow$ | $\downarrow$ | $\downarrow$ |

V: R7 $\oplus$ b0
Set if the exclusive-OR of the resulting $N$ and $C$ flags is 1 ; cleared otherwise
N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R} 0}$
Set if result is $\$ 00$; cleared otherwise
C: b0
Set if, before the shift, the LSB of $A, X$, or M was set; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| ROR opr8a | DIR | 36 | dd | 4 |
| RORA | INH (A) | 46 |  | 1 |
| RORX | INH (X) | 56 |  | 1 |
| ROR oprx8, X | IX1 | 66 | $f$ | 4 |
| ROR , X | IX | 76 |  | 3 |
| ROR oprx8,SP | SP1 | 9E66 | ff | 5 |

## RSP

## Operation

SPL $\leftarrow \$ F F ;$ SPH is unchanged

## Description

For M68HC05 compatibility, the M68HC08 RSP instruction only sets the least significant byte of SP to $\$ F F$. The most significant byte is unaffected.

In most M68HC05 MCUs, RAM only goes to \$00FF. In most HC08s, however, RAM extends beyond $\$ 00 F F$. Therefore, do not locate the stack in direct address space which is more valuable for commonly accessed variables. In new HC08 programs, it is more appropriate to initialize the stack pointer to the address of the last location (highest address) in the on-chip RAM, shortly after reset. This code segment demonstrates a typical method for initializing SP.

```
LDHX #ram_end+1 ; Point at next addr past RAM
TXS ; SP <- (H:X)-1
```


## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 <br> Mode |
| :---: | :---: | ---: | ---: | :---: |
|  | Opcode | Operand(s) | Oycles |  |
|  | INH | 9 C |  | 1 |

## Return from Interrupt

## Operation

$\mathrm{SP} \leftarrow \mathrm{SP}+\$ 0001$; pull (CCR)Restore CCR from stack
SP $\leftarrow$ SP + \$0001; pull (A)Restore A from stack
SP $\leftarrow$ SP + \$0001; pull (X)Restore X from stack
SP $\leftarrow$ SP + \$0001; pull (PCH)Restore PCH from stack
$\mathrm{SP} \leftarrow \mathrm{SP}+\$ 0001$; pull (PCL)Restore PCL from stack

## Description

The condition codes, the accumulator, X (index register low), and the program counter are restored to the state previously saved on the stack. The I bit will be cleared if the corresponding bit stored on the stack is 0 , the normal case.

## Condition Codes and Boolean Formulae



Set or cleared according to the byte pulled from the stack into CCR.

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| RTI | INH | 80 |  | 7 |

## Operation

SP $\leftarrow$ SP + \$0001; pull (PCH)Restore PCH from stack
$\mathrm{SP} \leftarrow \mathrm{SP}+\$ 0001$; pull (PCL)Restore PCL from stack

## Description

The stack pointer is incremented by 1 . The contents of the byte of memory that is pointed to by the stack pointer are loaded into the high-order byte of the program counter. The stack pointer is again incremented by 1 . The contents of the byte of memory that are pointed to by the stack pointer are loaded into the low-order eight bits of the program counter. Program execution resumes at the address that was just restored from the stack.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address <br> Mode | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Operand(s) |  |  |
|  | INH | 81 |  | 4 |

## Operation

$$
A \leftarrow(A)-(M)-(C)
$$

## Description

Subtracts the contents of M and the contents of the C bit of the CCR from the contents of A and places the result in A . This is useful for multi-precision subtract algorithms involving operands with more than eight bits.

## Condition Codes and Boolean Formulae

| V |  |  | H | I | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | - | - | $\pm$ | $\pm$ | $\pm$ |

V: A7\& $\overline{\mathrm{M} 7 \& \overline{\mathrm{R}} \mid \overline{\mathrm{A} 7} \& \mathrm{M} 7 \& R 7}$
Set if a two's complement overflow resulted from the operation; cleared otherwise. Literally read, an overflow condition occurs if a positive number is subtracted from a negative number with a positive result, or, if a negative number is subtracted from a positive number with a negative result.

N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is \$00; cleared otherwise
C: $\overline{A 7} \& M 7$ | M7\&R7 I R7\& $\overline{A 7}$
Set if the unsigned value of the contents of memory plus the previous carry are larger than the unsigned value of the accumulator; cleared otherwise

## Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| SBC | \#opr8i |  | IMM | A2 | ii |  | 2 |
| SBC | opr8a | DIR | B2 | dd |  | 3 |
| SBC | opr16a | EXT | C2 | hh | II | 4 |
| SBC | oprx16,X | IX2 | D2 | ee | ff | 4 |
| SBC | oprx8, X | IX1 | E2 | ff |  | 3 |
| SBC | ,X | IX | F2 |  |  | 2 |
| SBC | oprx16,SP | SP2 | 9ED2 | ee | ff | 5 |
| SBC | oprx8,SP | SP1 | 9EE2 | ff |  | 4 |

## Operation

C bit $\leftarrow 1$

## Description

Sets the C bit in the condition code register (CCR). SEC may be used to set up the C bit prior to a shift or rotate instruction that involves the C bit.

## Condition Codes and Boolean Formulae

| V | H |  | I | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | 1 |

C: 1
Set
Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | ---: | ---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
| SEC | INH | 99 |  | 1 |

## Operation

$$
\text { I bit } \leftarrow 1
$$

## Description

Sets the interrupt mask bit in the condition code register (CCR). The microprocessor is inhibited from responding to interrupts while the I bit is set. The I bit actually changes at the end of the cycle where SEI executed. This is too late to stop an interrupt that arrived during execution of the SEI instruction so it is possible that an interrupt request could be serviced after the SEI instruction before the next instruction after SEl is executed. The global I-bit interrupt mask takes effect before the next instruction can be completed.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | 1 | - | - | - |

I: 1
Set

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) | Cycles |
|  | INH | $9 B$ |  | 2 |

## Operation

$$
\mathrm{M} \leftarrow(\mathrm{~A})
$$

## Description

Stores the contents of A in memory. The contents of A remain unchanged. The N condition code is set if the most significant bit of $A$ is set, the $Z$ bit is set if $A$ was $\$ 00$, and $V$ is cleared. This allows conditional branching after the store without having to do a separate test or compare.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | $\uparrow$ | $\uparrow$ | - |

V: 0
Cleared
N: A7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{A} 7} \& \overline{\mathrm{~A} 6} \& \overline{\mathrm{~A} 5} \& \overline{\mathrm{~A} 4} \& \overline{\mathrm{~A} 3} \& \overline{\mathrm{~A} 2} \& \overline{\mathrm{~A} 1} \& \overline{\mathrm{~A} 0}$
Set if result is $\$ 00$; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | d(s) |  |
| STA | opr8a |  | DIR | B7 | dd |  | 3 |
| STA | opr16a | EXT | C7 | hh | II | 4 |
| STA | oprx16,X | IX2 | D7 | ee | ff | 4 |
| STA | oprx8, X | IX1 | E7 | $f$ |  | 3 |
| STA | ,X | IX | F7 |  |  | 2 |
| STA | oprx16,SP | SP2 | 9ED7 | ee | ff | 5 |
| STA | oprx8,SP | SP1 | 9EE7 | ff |  | 4 |

## STHX

## Operation

$$
(\mathrm{M}: \mathrm{M}+\$ 0001) \leftarrow(\mathrm{H}: \mathrm{X})
$$

## Description

Stores the contents of H in memory location M and then the contents of X into the next memory location ( $\mathrm{M}+\$ 0001$ ). The N condition code bit is set if the most significant bit of H was set, the Z bit is set if the value of $\mathrm{H}: \mathrm{X}$ was $\$ 0000$, and V is cleared. This allows conditional branching after the store without having to do a separate test or compare.

## Condition Codes and Boolean Formulae

| V |  |  | H | 1 | N | z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | $\pm$ | $\pm$ | - |

V: 0
Cleared
N: R15
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 15} \& \overline{\mathrm{R} 14} \& \overline{\mathrm{R} 13} \& \overline{\mathrm{R} 12} \& \overline{\mathrm{R} 11} \& \overline{\mathrm{R} 10} \& \overline{\mathrm{R} 9} \& \overline{\mathrm{R} 8} \& \overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R} 0}$ Set if the result is $\$ 0000$; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source <br> Form | Address | Machine Code |  | HC08 |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) | Cycles |

## STOP

## Operation

I bit $\leftarrow 0$; stop oscillator

## Description

Reduces power consumption by eliminating all dynamic power dissipation. (See module documentation for module reactions to STOP instruction.) The external interrupt pin is enabled and the I bit in the condition code register (CCR) is cleared to enable the external interrupt. Finally, the oscillator is inhibited to put the MCU into the STOP condition.

When either the RESET pin or IRQ pin goes low, the oscillator is enabled. A delay of 4095 processor clock cycles is imposed allowing the oscillator to stabilize. The reset vector or interrupt request vector is fetched and the associated service routine is executed.

External interrupts are enabled after a STOP command.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | 0 | - | - | - |

I: 0
Cleared

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address <br> Mode | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
|  | INH | 8 E |  | 1 |

## Operation

$$
M \leftarrow(X)
$$

## Description

Stores the contents of $X$ in memory. The contents of $X$ remain unchanged. The $N$ condition code is set if the most significant bit of $X$ was set, the $Z$ bit is set if $X$ was $\$ 00$, and $V$ is cleared. This allows conditional branching after the store without having to do a separate test or compare.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | $\perp$ | $\perp$ | - |

V: 0
Cleared
N: X7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{X} 7} \& \overline{\mathrm{X} 6} \& \overline{\mathrm{X} 5} \& \overline{\mathrm{X} 4} \& \overline{\mathrm{X} 3} \& \overline{\mathrm{X} 2} \& \overline{\mathrm{X} 1} \& \overline{\mathrm{X} 0}$
Set if $X$ is $\$ 00$; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| STX | opr8a |  | DIR | BF | dd |  | 3 |
| STX | opr16a | EXT | CF | hh | II | 4 |
| STX | oprx16,X | IX2 | DF | ee | ff | 4 |
| STX | oprx8,X | IX1 | EF | ff |  | 3 |
| STX | ,X | IX | FF |  |  | 2 |
| STX | oprx16,SP | SP2 | 9EDF | ee | ff | 5 |
| STX | oprx8,SP | SP1 | 9EEF | ff |  | 4 |

## Operation

$$
A \leftarrow(A)-(M)
$$

## Description

Subtracts the contents of $M$ from $A$ and places the result in $A$

## Condition Codes and Boolean Formulae

| V |  |  | H | 1 | N | Z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ | 1 | 1 | - | - | $\pm$ | $\pm$ | 1 |

V: A7\& $\overline{\mathrm{M} 7 \& \overline{R 7}}$ I $\overline{\mathrm{A} 7 \& M 7 \& R 7}$
Set if a two's complement overflow resulted from the operation; cleared otherwise. Literally read, an overflow condition occurs if a positive number is subtracted from a negative number with a positive result, or, if a negative number is subtracted from a positive number with a negative result.

N: R7
Set if MSB of result is 1 ; cleared otherwise
Z: $\overline{\mathrm{R} 7} \& \overline{\mathrm{R} 6} \& \overline{\mathrm{R} 5} \& \overline{\mathrm{R} 4} \& \overline{\mathrm{R} 3} \& \overline{\mathrm{R} 2} \& \overline{\mathrm{R} 1} \& \overline{\mathrm{R0}}$
Set if result is \$00; cleared otherwise
C: $\overline{\text { A7 }} \& \mathrm{M} 7$ | M7\&R7 | R7\& $\overline{A 7}$
Set if the unsigned value of the contents of memory is larger than the unsigned value of the accumulator; cleared otherwise

Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode |  | nd(s) |  |
| SUB | \#opr8i |  | IMM | A0 | ii |  | 2 |
| SUB | opr8a | DIR | B0 | dd |  | 3 |
| SUB | opr16a | EXT | C0 | hh | II | 4 |
| SUB | oprx16, X | IX2 | D0 | ee | ff | 4 |
| SUB | oprx8, X | IX1 | E0 | ff |  | 3 |
| SUB | X | IX | F0 |  |  | 2 |
| SUB | oprx16,SP | SP2 | 9ED0 | ee | ff | 5 |
| SUB | oprx8,SP | SP1 | 9EE0 | ff |  | 4 |

## Operation

$\mathrm{PC} \leftarrow(\mathrm{PC})+\$ 0001$ Increment PC to return address

Push (PCH); SP $\leftarrow(S P)$ - \$0001Push high half of return address
Push (X); SP $\leftarrow(S P)$ - \$0001Push index register on stack
Push (A); SP $\leftarrow(S P)-\$ 0001$ Push A on stack
Push (CCR); SP $\leftarrow(S P)-\$ 0001 P u s h ~ C C R ~ o n ~ s t a c k ~$
I bit $\leftarrow 1$ Mask further interrupts
$\mathrm{PCH} \leftarrow(\$ F F F C)$ Vector fetch (high byte)
PCL $\leftarrow(\$ F F F D)$ Vector fetch (low byte)

## Description

The program counter (PC) is incremented by 1 to point at the instruction after the SWI. The PC, index register, and accumulator are pushed onto the stack. The condition code register (CCR) bits are then pushed onto the stack, with bits $\mathrm{V}, \mathrm{H}, \mathrm{I}, \mathrm{N}, \mathrm{Z}$, and C going into bit positions 7 and $4-0$. Bit positions 6 and 5 contain 1s. The stack pointer is decremented by 1 after each byte of data is stored on the stack. The interrupt mask bit is then set. The program counter is then loaded with the address stored in the SWI vector located at memory locations \$FFFC and \$FFFD. This instruction is not maskable by the I bit.

Condition Codes and Boolean Formulae

| v |  |  | H | 1 | N | z | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | 1 | - | - | - |

I: 1
Set
Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address <br> Mode | Machine Code |  | HC08 <br> Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
|  | INH | 83 |  |  |

## TAP

Transfer Accumulator to Processor Status Byte

## Operation

$\mathrm{CCR} \leftarrow(\mathrm{A})$


A

CCR

Carry/Borrow
Zero
Negative
I Interrupt
Mask
Half Carry
Overflow
(Two's
Complement)

## Description

Transfers the contents of A to the condition code register (CCR). The contents of A are unchanged. If this instruction causes the I bit to change from 0 to 1 , a one bus cycle delay is imposed before interrupts become masked. This assures that the next instruction after a TAP instruction will always be executed even if an interrupt became pending during the TAP instruction.

## Condition Codes and Boolean Formulae



Set or cleared according to the value that was in the accumulator.
Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address <br> Mode | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
|  | INH | 84 |  | 2 |

## TAX

## Transfer Accumulator to X (Index Register Low)

## Operation

$X \leftarrow(A)$

## Description

Loads X with the contents of the accumulator (A). The contents of A are unchanged.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
|  | TAX | INH | 97 |  |

## TPA

## Operation



## Description

Transfers the contents of the condition code register (CCR) into the accumulator (A)

## Condition Codes and Boolean Formulae

None affected

| V | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | ---: | ---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
|  |  | ONH | 85 |  |

## Operation

(A) $-\$ 00$

Or (X) - \$00
Or (M) - \$00

## Description

Sets the $N$ and $Z$ condition codes according to the contents of $A, X$, or $M$. The contents of $A, X$, and M are not altered.

## Condition Codes and Boolean Formulae

| H | H | I | N | Z | C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | - | - | I | I | - |

V: 0
Cleared
N: M7
Set if MSB of the tested value is 1 ; cleared otherwise
Z: $\overline{\mathrm{M} 7} \& \overline{\mathrm{M} 6} \& \overline{\mathrm{M} 5} \& \overline{\mathrm{M} 4} \& \overline{\mathrm{M} 3} \& \overline{\mathrm{M} 2} \& \overline{\mathrm{M} 1} \& \overline{\mathrm{MO}}$
Set if A, X, or M contains \$00; cleared otherwise
Source Forms, Addressing Modes, Machine Code, Cycles, and Access Details

| Source Form |  | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| TST | opr8a |  | DIR | 3D | dd | 3 |
| TSTA |  | INH (A) | 4D |  | 1 |
| TSTX |  | INH (X) | 5D |  | 1 |
| TST | oprx8, X | IX1 | 6D | ff | 3 |
| TST | ,X | IX | 7D |  | 2 |
| TST | oprx8,SP | SP1 | 9E6D | ff | 4 |

## Transfer Stack Pointer to Index Register

## Operation

$H: X \leftarrow(S P)+\$ 0001$

## Description

Loads index register (H:X) with 1 plus the contents of the stack pointer (SP). The contents of SP remain unchanged. After a TSX instruction, $\mathrm{H}: \mathrm{X}$ points to the last value that was stored on the stack.

## Condition Codes and Boolean Formulae

None affected

| V |  | H | I | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| TSX | INH | 95 |  | 2 |

## TXA

## Operation

$$
A \leftarrow(X)
$$

## Description

Loads the accumulator (A) with the contents of $X$. The contents of $X$ are not altered.

## Condition Codes and Boolean Formulae

None affected


Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | ---: | ---: | :---: |
|  | Opcode | Operand(s) | Cycles |  |
|  | TXA | INH | $9 F$ |  |

## TXS

## Transfer Index Register to Stack Pointer

## Operation

$$
\mathrm{SP} \leftarrow(\mathrm{H}: \mathrm{X})-\$ 0001
$$

## Description

Loads the stack pointer (SP) with the contents of the index register ( $\mathrm{H}: \mathrm{X}$ ) minus 1. The contents of $\mathrm{H}: \mathrm{X}$ are not altered.

## Condition Codes and Boolean Formulae

None affected

| V |  | H | I | N | Z |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | - | - | - | - |

Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source <br> Form | Address | Machine Code |  | HC08 |
| :---: | :---: | :---: | :---: | :---: |
|  | Mode | Opcode | Operand(s) | Cycles |
|  | INH | 94 |  | 2 |

## Operation

I bit $\leftarrow 0$; inhibit CPU clocking until interrupted

## Description

Reduces power consumption by eliminating dynamic power dissipation in some portions of the MCU. The timer, the timer prescaler, and the on-chip peripherals continue to operate (if enabled) because they are potential sources of an interrupt. Wait causes enabling of interrupts by clearing the I bit in the CCR and stops clocking of processor circuits.

Interrupts from on-chip peripherals may be enabled or disabled by local control bits prior to execution of the WAIT instruction.

When either the RESET or IRQ pin goes low or when any on-chip system requests interrupt service, the processor clocks are enabled, and the reset, $\overline{\mathrm{IRQ}}$, or other interrupt service request is processed.

## Condition Codes and Boolean Formulae

| V | H | I | N | Z |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 1 | 1 | - | 0 | - | - | - |

I: 0
Cleared
Source Form, Addressing Mode, Machine Code, Cycles, and Access Detail

| Source Form | Address Mode | Machine Code |  | HC08 Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Opcode | Operand(s) |  |
| WAIT | INH | 8F |  | 1 |

## Chapter 6 Instruction Set Examples

### 6.1 Introduction

The M68HC08 Family instruction set is an extension of the M68HC05 Family instruction set. This section contains code examples for the instructions unique to the M68HC08 Family.

### 6.2 M68HC08 Unique Instructions

This is a list of the instructions unique to the M68HC08 Family.

- Add Immediate Value (Signed) to Stack Pointer (AIS)
- Add Immediate Value (Signed) to Index Register (AIX)
- Branch if Greater Than or Equal To (BGE)
- Branch if Greater Than (BGT)
- Branch if Less Than or Equal To (BLE)
- Branch if Less Than (BLT)
- Compare and Branch if Equal (CBEQ)
- Compare Accumulator with Immediate, Branch if Equal (CBEQA)
- Compare Index Register Low with Immediate, Branch if Equal (CBEQX)
- Clear Index Register High (CLRH)
- Compare Index Register with Immediate Value (CPHX)
- Decimal Adjust Accumulator (DAA)
- Decrement and Branch if Not Zero (DBNZ)
- Divide (DIV)
- Load Index Register with Immediate Value (LDHX)
- Move (MOV)
- Nibble Swap Accumulator (NSA)
- Push Accumulator onto Stack (PSHA)
- Push Index Register High onto Stack (PSHH)
- Push Index Register Low onto Stack (PSHX)
- Pull Accumulator from Stack (PULA)
- Pull Index Register High from Stack (PULH)
- Pull Index Register Low from Stack (PULX)
- Store Index Register (STHX)
- Transfer Accumulator to Condition Code Register (TAP)
- Transfer Condition Code Register to Accumulator (TPA)
- Transfer Stack Pointer to Index Register (TSX)
- Transfer Index Register to Stack Pointer (TXS)


### 6.3 Code Examples

The following pages contain code examples for the instructions unique to the M68HC08 Family.

## Add Immediate Value (Signed) to Stack Pointer

```
*
* AIS:
* 1) Creating local variable space on the stack
*
* SP --> |
*
*
*
*
*
*
*
*
*
*
*
*
*
*
* NOTE: SP must always point to next unused byte,
* therefore do not use this byte (0,SP) for storage
*
Label Operation Operand Comments
SUB1 AIS #-16 ;Create 16 bytes of local space
*
*
* .
*
AIS
RTS
*
***********************************************************
*
* 2) Passing parameters through the stack
*
\begin{tabular}{|c|c|c|c|}
\hline Label & Operation & Operand & Comments \\
\hline PARAM1 & RMB & 1 & \\
\hline PARAM2 & RMB & 1 & \\
\hline * & & & \\
\hline \multicolumn{4}{|l|}{*} \\
\hline & LDA & PARAM1 & \\
\hline & PSHA & & ; Push dividend onto stack \\
\hline & LDA & PARAM2 & \\
\hline & PSHA & & ; Push divisor onto stack \\
\hline & JSR & DIVIDE & ;8/8 divide \\
\hline & PULA & & ; Get result \\
\hline & AIS & \#1 & ; Clean up stack \\
\hline & & & ; (CCR not modified) \\
\hline & BCS & ERROR & ; Check result \\
\hline * & . & & \\
\hline ERROR & EQU & * & \\
\hline
\end{tabular}
ERROR
```


## Add Immediate Value (Signed) to Stack Pointer

(Continued)

```
* DIVIDE: 8/8 divide
*
* SP ---> | |
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
* Entry: Dividend and divisor on stack at
* SP,7 and SP,6 respectively
* Exit: 8-bit result placed on stack at SP,6
*
*
Label
DIVIDE
OK
Label
    Operation
    PSHH
    PSHX
    PSHA
    LDX
    CLRH
    LDA
    DIV
    STA
    PULA
    PULX
    PULH
    RTS
*
**************************************************************
```


## Instruction Set Examples

 Add Immediate Value (Signed) to Index Register* AIX:
* 1) Find the 8-bit checksum for a 512 byte table
Label
TABLE
ADDLOOP

| Operation | Operand |
| :--- | :--- |
| ORG | $\$ 7000$ |
| FDB | 512 |
| ORG | $\$ 6 E 00$ |
| LDHX | $\# 511$ |
| CLRA |  |
| ADD | TABLE,X |
| AIX | $\#-1$ |

Comments \$7000
512
\$6E00 ;ROM/EPROM address space
\#511 ;Initialize byte count (0..511)
TABLE, X
;Clear result
AIX
\#-1 ;Decrement byte counter

* NOTE: DECX will not carry from X through H. AIX will.

```
*
```

CPHX \#0 ;Done?

* NOTE: DECX does affect the CCR. AIX does not (CPHX required).

```
*
```

    BPL ADDLOOP ;Loop if not complete.
    * 


*

* 2) Round a 16-bit signed fractional number
* Radix point is assumed fixed between bits 7 and 8
* 
* Entry: 16-bit fractional in fract
* Exit: Integer result after round operation in A
* 

| Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: |
|  | ORG | \$50 | ;RAM address space |
| FRACT | RMB | 2 |  |
|  | ORG | \$6E00 | ;ROM/EPROM address space |
|  | LDHX | FRACT |  |
|  | AIX | \#1 |  |
|  | AIX | \# \$ 7 F | ;Round up if X >= \$80 (fraction >= |

0.5 )
*

* NOTE: AIX operand is a signed 8-bit number. AIX \#\$80 would
* therefore be equivalent to AIX \#-128 (signed extended
* to 16-bits). Splitting the addition into two positive
* operations is required to perform the round correctly.
* PSHH
PULA


# Branch if Greater Than or Equal To (Signed Operands) 

| * | Entry: Multiplier and multiplicand in VAR1 and VAR2 |  |  |
| :---: | :---: | :---: | :---: |
| * | Signed result in X:A |  |  |
| * |  |  |  |
| Label | Operation | Operand | Comments |
|  | ORG | \$50 | ;RAM address space |
| NEG_FLG | RMB | 1 | ;Sign flag byte |
| VAR $\overline{1}$ | RMB | 1 | ;Multiplier |
| VAR2 | RMB | 1 | ;Multiplicand |
| * ${ }^{\text {a }}$ |  |  |  |
| * |  |  |  |
|  | ORG | \$6E00 | ;ROM/EPROM address space |
| S_MULT | CLR | NEG_FLG | ; Clear negative flag |
|  | TST | VAR1 | ; Check VAR1 |
|  | BGE | POS | ; Continue is $=>0$ |
|  | INC | NEG_FLG | ; Else set negative flag |
|  | NEG | VAR $\overline{1}$ | ;Make into positive number |
| * |  |  |  |
| POS | TST | VAR2 | ; Check VAR2 |
|  | BGE | POS2 | ; Continue is =>0 |
|  | INC | NEG_FLG | ; Else toggle negative flag |
|  | NEG | VAR $\overline{2}$ | ;Make into positive number |
| * ${ }^{\text {a }}$ |  |  |  |
| POS2 | LDA | VAR2 | ;Load VAR1 |
|  | LDX | VAR1 | ;Load VAR2 |
|  | MUL |  | ;Unsigned VAR1 x VAR2 -> X:A |
|  | BRCLR | 0,NEG_FLG, EXIT | ; Quit if operands both <br> ;positive or both neg. |
|  | COMA |  | ; Else one's complement $A$ and $X$ |
|  | COMX |  |  |
|  | ADD | \#1 | ;Add 1 for 2's complement <br> ; (LS byte) |
|  | PSHA |  | ; Save LS byte of result |
|  | TXA |  | ; Transfer unsigned MS byte of ;result |
|  | ADC | \# 0 | ;Add carry result to complete ;2's complement |
|  | TAX |  | ;Return to X |
|  | PULA |  | ; Restore LS byte of result |
| EXIT | RTS |  | ;Return |

## Branch if Greater Than <br> (Signed Operands)

BGT

```
* BGT:
* Read an 8-bit A/D register, sign it and test for valid range
*
* Entry: New reading in AD_RES
* Exit : Signed result in \overline{A}. ERR_FLG set if out of range.
*
*
\begin{tabular}{|c|c|c|c|}
\hline Label & Operation & Operand & Comments \\
\hline & ORG & \$50 & ; RAM address space \\
\hline ERR_FLG & RMB & 1 & ; Out of range flag \\
\hline AD_ RES & RMB & 1 & ;A/D result register \\
\hline * & & & \\
\hline * & & & \\
\hline & ORG & \$6E00 & ;ROM/EPROM address space \\
\hline & BCLR & 0,ERR_FLG & \\
\hline & LDA & AD_RES & ; Get latest reading (0 thru 256) \\
\hline & EOR & \# \(\$ \overline{8} 0\) & ;Sign it (-128 thru 128) \\
\hline & CMP & \#\$73 & ; If greater than upper limit, \\
\hline & BGT & OUT & ; branch to error flag set \\
\hline & CMP & \#\$8D & \begin{tabular}{l}
; If greater than lower limit \\
; (\$8D = -\$73)
\end{tabular} \\
\hline & BGT & IN & ; branch to exit \\
\hline OUT & BSET & 0,ERR_FLG & ; Set error flag \\
\hline IN & RTS & & ;Return \\
\hline
\end{tabular}
```


## Branch if Less Than or Equal To (Signed Operands)

```
* Find the most negative of two 16-bit signed integers
*
* Entry: Signed 16-bit integers in VAL1 and VAL2
* Exit : Most negative integer in H:X
*
Label Operation Operand Comments
VAL1 RMB
VAL2 RMB
*
*
    ORG $6E00 ;ROM/EPROM address space
    LDHX VALI
    CPHX VAL2
    BLE EXIT1 ;If VAL1 =< VAL2, exit
    LDHX VAL2 ; else load VAL2 into H:X
EXIT1 EQU
$50
2
16-bit signed integer
;16-bit signed integer
```

```
* Compare 8-bit signed integers in A and X and place the
* most negative in A.
*
* Entry: Signed 8-bit integers in A and X
* Exit : Most negative integer in A. X preserved.
*
*
\begin{tabular}{|c|c|c|c|}
\hline Label & Operation & Operand & Comments \\
\hline & ORG & \$6E00 & ;ROM/EPROM address space \\
\hline & PSHX & & ; Move X onto stack \\
\hline & CMP & 1, SP & ; Compare it with A \\
\hline & BLT & EXIT2 & ; If \(\mathrm{A}=<\) stacked X , quit \\
\hline & TXA & & ;else move X to A \\
\hline EXIT2 & PULX & & ; Clean up stack \\
\hline
\end{tabular}
```


## CBEQ

## Compare and Branch if Equal

```
* Skip spaces in a string of ASCII characters. String must
* contain at least one non-space character.
*
* Entry: H:X points to start of string
* Exit : H:X points to first non-space character in
* string
*
\begin{tabular}{|c|c|c|c|}
\hline Label & Operation & Operand & Comments \\
\hline & LDA & \#\$20 & ;Load space character \\
\hline SKIP & CBEQ & X+,SKIP & \begin{tabular}{l}
; Increment through string until \\
; non-space character found.
\end{tabular} \\
\hline \multicolumn{4}{|l|}{* \({ }^{\text {a }}\)} \\
\hline \multicolumn{4}{|l|}{\begin{tabular}{l}
* NOTE: X post increment will occur irrespective of whether \\
* branch is taken. In this example, \(H: X\) will point to the \\
* non-space character+1 immediately following the CBEQ \\
* instruction.
\end{tabular}} \\
\hline Label & Operation & Operand & Comments \\
\hline & AIX & \#-1 & \begin{tabular}{l}
;Adjust pointer to point to lst ; non-space char. \\
;Return
\end{tabular} \\
\hline
\end{tabular}
```


## Compare A with Immediate (Branch if Equal)

* Look for an End-of-Transmission (EOT) character from a
* serial peripheral. Exit if true, otherwise process data
* received.
* 

| Label | Operation | Operand | Comments |
| :--- | :--- | :--- | :--- |
| EOT | EQU | $\$ 04$ |  |
| DATA_RX <br> $*$ | EQU | 1 |  |
|  |  | DATA_RX | ; get receive data |
|  | LDA | \#EOT,EXIT3 | ;check for EOT |

* 
* NOTE: CBEQ, CBEQA, CBEQX instructions do NOT modify the
* CCR. In this example, $Z$ flag will remain in the state the * LDA instruction left it in.
* 
* 

| $*$ | Process |
| :--- | :--- |

* | data
* EXIT3
|
* 


## CBEQX

## Compare $\mathbf{X}$ with Immediate (Branch if Equal)

* Keyboard wake-up interrupt service routine. Return to sleep
* (WAIT mode) unless "ON" key has been depressed.
* 

Label
ON_KEY
*
SLEEP WAIT
Operation
Operand \$02 BSR DELAY ;Debounce delay routine
LDX
CBEQX BRA
*
WAKEUP EQU
*

## PORTA ;Read keys

\#ON_KEY,WAKEUP ; Wake up if "ON" pressed, SLEEP ;otherwise return to sleep

* ;Start of main code


## CLRH

## Clear H (Index Register High)

## CLRH

* Clear H:X register
* 

$\begin{array}{lll}\text { Label } & \begin{array}{l}\text { Operation } \\ \text { CLRX }\end{array} & \text { Operand } \\ \text { * } & \text { CLRH } \\ \text { * NOTE: } \\ \text { * This sequence takes } 2 \text { cycles and uses } 2 \text { bytes } \\ * & \text { LDHX \#0 takes } 3 \text { cycles and uses } 3 \text { bytes. }\end{array}$
*

## CPHX

## Compare Index Register with Memory

* Stack pointer overflow test. Branch to a fatal error
* handler if overflow detected.
* 

Label
STACK
SIZE
*
*
*
*
*

* FATAL EQU *

PSHH
PSHX
TSX
CPHX
BLO

PULX
PULH
Operation EQU EQU

Operand
\$1000
\$100
\#STACK-SIZE
FATAL
*

## Comments

; Stack start address (empty)
;Maximum stack size
;Save H:X (assuming stack is OK!)
;Move SP+1 to H:X
; Compare against stack lowest ; address
;Branch out if lower ; otherwise continue executing ; main code
;Restore H:X
; FATAL ERROR HANDLER

## Instruction Set Examples

## DAA

* Add 2 BCD 8-bit numbers (e.g. $78+49=127$ )
* 

Label
VALUE1
VALUE2
*

| Operation | Operand | Comments |
| :--- | :--- | :--- |
| FCB | $\$ 78$ |  |
| FCB | $\$ 49$ |  |
|  |  |  |
| LDA | VALUE1 | A $=\$ 78$ |
| ADD | VALUE2 | A $=\$ 78+\$ 49=\$ C 1 ; C=0 ; H=1$ |
| DAA |  | Add $\$ 66 ; A=\$ 27 ; C=1\{=127 B C D\}$ |

* Delay routine:
* Delay $=\mathrm{N} x(153.6+0.36) \mathrm{uS}$ for 60nS CPU clock
* For example, delay=10mS for $\mathrm{N}=\$ 41$ and 60 nS CPU clock
* 
* Entry: COUNT $=0$
* Exit: COUNT $=0$; $\mathrm{A}=\mathrm{N}$
* 

Label
N
*

COUNT
*

DELAY
LOOPY
*

Operation
EQU
ORG
RMB
ORG
LDA DBNZ DBNZA

Operand \$41
$\$ 50$
1
\$6E00
\#N
COUNT, LOOPY
LOOPY

## Comments

;Loop constant for 10mS delay
;RAM address space
; Loop counter
;ROM/EPROM address space
; Set delay constant
;Inner loop (5x256 cycles)
;Outer loop (3 cycles)

## Instruction Set Examples

## DIV

## Divide

* 1) 8/8 integer divide > 8-bit integer quotient
* Performs an unsigned integer divide of an 8-bit dividend
* in $A$ by an 8 -bit divisor in $X$. $H$ must be cleared. The
* quotient is placed into $A$ and the remainder in $H$.
* 

| Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: |
|  | ORG | \$50 | ; RAM address space |
| DIVID1 | RMB | 1 | ;storage for dividend |
| DIVISOR1 | RMB | 1 | ;storage for divisor |
| QUOTIENT1 | RMB | 1 | ;storage for quotient |
|  | ORG | \$6E00 | ;ROM/EPROM address spcae |
|  | LDA | DIVID1 | ;Load dividend |
|  | CLRH |  | ; Clear MS byte of dividend |
|  | LDX | DIVISOR1 | ;Load divisor |
|  | DIV |  | ;8/8 divide |
|  | STA | QUOTIENT1 | ;Store result; remainder in |

* 
* 
* 2) 8/8 integer divide > 8-bit integer and 8-bit fractional
* quotient. Performs an unsigned integer divide of an 8-bit
* dividend in $A$ by an 8 -bit divisor in $X$. $H$ must be
* cleared. The quotient is placed into $A$ and the remainder
* in H. The remainder may be further resolved by executing
* additional DIV instructions as shown below. The radix point
* of the quotient will be between bits 7 and 8.
* 

| Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: |
|  | ORG | \$50 | ;RAM address space |
| DIVID2 | RMB | 1 | ; storage for dividend |
| DIVISOR2 | RMB | 1 | ;storage for divisor |
| QUOTIENT2 | RMB | 2 | ;storage for quotient |
|  | ORG | \$6E00 | ; ROM/EPROM address space |
|  | LDA | DIVID2 | ;Load dividend |
|  | CLRH |  | ; Clear MS byte of dividend |
|  | LDX | DIVISOR2 | ;Load divisor |
|  | DIV |  | ;8/8 divide |
|  | STA | QUOTIENT2 | ;Store result; remainder in H |
|  | CLRA |  |  |
|  | DIV |  | ;Resolve remainder |
|  | STA | QUOTIENT2+1 |  |

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Divide (Continued)

* 3) 8/8 fractional divide > 16-bit fractional quotient
* Performs an unsigned fractional divide of an 8-bit dividend
* in $H$ by the 8 -bit divisor in $X$. A must be cleared. The
* quotient is placed into $A$ and the remainder in $H$. The
* remainder may be further resolved by executing additional
* DIV instructions as shown below.
* The radix point is assumed to be in the same place for both
* the dividend and the divisor. The radix point is to the
* left of the MS bit of the quotient. An overflow will occur
* when the dividend is greater than or equal to the divisor.
* The quotient is an unsigned binary weighted fraction with
* a range of $\$ 00$ to $\$ F F(0.9961)$.
* 

| Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: |
|  | ORG | \$50 | ;RAM address space |
| DIVID3 | RMB | 1 | ;storage for dividend |
| DIVISOR3 | RMB | 1 | ;storage for divisor |
| QUOTIENT3 | RMB | 2 | ;storage for quotient |
|  | ORG | \$6E00 | ;ROM/EPROM address space |
|  | LDHX | DIVID3 | ; Load dividend into H (and <br> ;divisor into X) |
|  | CLRA |  | ; Clear LS byte of dividend |
|  | DIV |  | ;8/8 divide |
|  | STA | QUOTIENT3 | ;Store result; remainder in H |
|  | CLRA |  |  |
|  | DIV |  | ;Resolve remainder |
|  | STA | QUOTIENT3+1 |  |

* 
* 4) Unbounded $16 / 8$ integer divide
* This algorithm performs the equivalent of long division.
* The initial divide is an $8 / 8$ (no overflow possible).
* Subsequent divide are $16 / 8$ using the remainder from the
* previous divide operation (no overflow possible).
* The DIV instruction does not corrupt the divisor and leaves
* the remainder in $H$, the optimal position for sucessive
* divide operations. The algorithm may be extended to any
* precision of dividend by performing additional divides.
* This, of course, includes resolving the remainder of a
* divide operation into a fractional result as shown below.
* 

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Instruction Set Examples

## DIV

## Divide

(Concluded)

| Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: |
|  | ORG | \$50 | ; RAM address space |
| DIVIDEND4 | RMB | 2 | ;storage for dividend |
| DIVISOR4 | RMB | 1 | ;storage for divisor |
| * ${ }_{*}^{\text {QUOTIENT4 }}$ | RMB | 3 | ;storage for quotient |
| * |  |  |  |
| * | ORG | \$6E00 | ;ROM/EPROM address space |
|  | LDA | DIVIDEND4 | ;Load MS byte of dividend into <br> ;LS dividend reg. |
|  | CLRH |  | ; Clear H (MS dividend register) |
|  | LDX | DIVISOR4 | ;Load divisor |
|  | DIV |  | ;8/8 integer divide [A/X -> A; r->H] |
|  | STA | QUOTIENT4 | ;Store result (MS result of ; complete operation) |
|  |  |  | ;Remainder in $H$ (MS dividend ;register) |
|  | LDA | DIVIDEND4+1 | ;Load LS byte of dividend into <br> ;LS dividend reg. |
|  | DIV |  | ;16/8 integer divide <br> ; [H:A/X -> A; r->H] |
|  | STA | QUOTIENT4+1 | ;Store result (LS result of ;complete operation) |
|  | CLRA |  | ;Clear LS dividend (prepare for <br> ;fract. divide) |
|  | DIV |  | ;Resolve remainder |
|  | STA | QUOTIENT4+2 | ; Store fractional result. |
| * ${ }^{\text {a }}$ |  |  |  |
| * |  |  |  |
| * 5) Bounded 16/8 integer divide |  |  |  |
| * Although the DIV instruction will perform a 16/8 integer |  |  |  |
| * divide, it can only generate an 8-bit quotient. Quotient |  |  |  |
| * overflows are therefore possible unless the user knows the |  |  |  |
| * bounds of the dividend and divisor in advance. |  |  |  |
|  |  |  |  |
| Label | Operation | Operand | Comments |
|  | ORG | \$50 | ;RAM address space |
| DIVID5 | RMB | 2 | ;storage for dividend |
| DIVISOR5 | RMB | 1 | ;storage for divisor |
| QUOTIENT5 | RMB | 1 | ;storage for quotient |
|  | ORG | \$6E00 | ;ROM/EPROM address space |
|  | LDHX | DIVID5 | ; Load dividend into H:X |
|  | TXA |  | ; Move X to A |
|  | LDX | DIVISOR5 | ;Load divisor into X |
|  | DIV |  | ;16/8 integer divide |
|  | BCS | ERROR5 | ; Overflow? |
|  | STA | QUOTIENT5 | ;Store result |
| ERROR5 | EQU | * |  |

CPU08 Central Processor Unit Reference Manual, Rev. 4

## LDHX

## Load Index Register with Memory

* Clear RAM block of memory
* 

Label
RAM
SIZE1
*

LOOP

| Operation | Operand |
| :--- | :--- |
| EQU | $\$ 0050$ |
| EQU | $\$ 400$ |
|  |  |
| LDHX | \#RAM |
| CLR | , X |
| AIX | \#1 |
| CPHX | \#RAM+SIZE1 |
| BLO | loop |

Comments<br>;Start of RAM<br>; Length of RAM array<br>;Load RAM pointer<br>;Clear byte<br>;Bump pointer<br>;Done?<br>; Loop if not

## Instruction Set Examples

## MOV

## Move

```
* 1) Initialize Port A and Port B data registers in page 0.
*
Label Operation Operand Comments
PORTA EQU $0000 ;port a data register
PORTB EQU $0001 ;port b data register
*
    MOV #$AA,PORTA ; store $AA to port a
    MOV #$55,PORTB ; store $55 to port b
*
*
*
* 2) Move REG1 to REG2 if REG1 positive; clear REG2*
\begin{tabular}{llll} 
Label & Operation & Operand & Comments \\
REG1 & EQU & \(\$ 0010\) &
\end{tabular}
REG2 EQU $0011
*
    MOV REG1,REG2
    BMI NEG
    CLR REG2
*
NEG EQU
*
*
* 3) Move data to a page 0 location from a table anywhere in memory
*
\begin{tabular}{llll} 
Label & Operation & Operand & Comments \\
SPIOUT & EQU & \(\$ 0012\) & \\
* & & \(\$ 50\) & ;RAM address space \\
TABLE_PTR & ORG & 2 & ;storage for table pointer \\
\(*\) & & SMB & \\
& ORG & TABLE PTR & ;ROM/EPROM address space \\
& LDHX Restore table pointer \\
& MOV & X+,SPIOUT & ;Move data
\end{tabular}
*
* NOTE: X+ is a 16-bit increment of the H:X register
* NOTE: The increment occurs after the move operation is
* completed
*
STHX TABLE_PTR ;Save modified pointer
```


## Nibble Swap Accumulator

* NSA:
* Compress 2 bytes, each containing one BCD nibble, into 1
* byte. Each byte contains the BCD nibble in bits 0-3. Bits
* 4-7 are clear.
* 

| Label | Operation | Operand | Comments |
| :--- | :--- | :--- | :--- |
| BCD1 | RMB | 1 |  |
| BCD2 | RMB | 1 |  |
|  |  |  | ;Read first BCD byte |
|  | LDA |  | ;Swap LS and MS nibbles |

## Instruction Set Examples

## Push Accumulator onto Stack

```
* PSHA:
```

* Jump table index calculation.
* Jump to a specific code routine based on a number held in A
* 
* Entry : A = jump selection number, 0-3
* 

| Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: |
|  | PSHA |  | ;Save selection number |
|  | LSLA |  | ;Multiply by 2 |
|  | ADD | 1, SP | ;Add stacked number; <br> ; A now = A x 3 |
|  | TAX |  | ; Move to index reg |
|  | CLRH |  | ; and clear MS byte |
|  | PULA |  | ; Clean up stack |
|  | JMP | TABLE1, X | ;Jump into table... |
| TABLE1 | JMP | PROG_0 |  |
|  | JMP | PROG_1 |  |
|  | JMP | PROG_2 |  |
|  | JMP | PROG_3 |  |
| * - |  |  |  |
| PROG_0 | EQU | * |  |
| PROG_1 | EQU | * |  |
| PROG_2 | EQU | * |  |
| PROG_3 | EQU | * |  |

## Push H (Index Register High) onto Stack

```
* PSHH:
* 1) Save contents of H register at the start of an interrupt
* service routine
*
Label
SCI_INT
* * 
    PULH
    RTI
*
*
* 2) Effective address calculation
*
* Entry : H:X=pointer, A=offset
* Exit : H:X = A + H:X (A = H)
*
Label
    Operation
    PSHX
    PSHH
                            ADD
                            TAX
        PULA
        ADC
        PSHA
        PULH
        AIS
```

Operation PSHH

Operand

RTI
*
*

* 2) Effective address calculation
* 

Entry : H:X=pointer, A=offset

* Label

Operation
PSHX
PSHH
ADD
TAX
PULA
ADC
PSHA

AIS

Operand
$2, S P$
\# 0
\#1

## Comments

; Save H (all other registers ;already stacked)

```
```

;Restore H

```
```

;Restore H
;Unstack all other registers;
;Unstack all other registers;
;return to main

```
```

;return to main

```
```


## Comments

;Push X then H onto stack
;Add stacked X to A
;Move result into X
; Pull stacked $H$ into A
;Take care of any carry ;Push modified H onto stack
; Pull back into H
; Clean up stack

## Push X (Index Register Low) onto Stack

* PSHX:
* 1) Implement the transfer of the $X$ register to the $H$
* register
* 

| Label | Operation | Operand |
| :--- | :--- | :--- |
|  |  | Comments |
|  | PSHX | ;Move X onto the stack | PULH ;Return back to H

* 
* 2) Implement the exchange of the $X$ register and $A$
* 

Label
Operation Operand Comments PSHX
TAX
PULA

; Move X onto the stack<br>; Move A into X<br>;Restore X into A

## Pull Accumulator from Stack

* Implement the transfer of the $H$ register to A
* 

Label
Operation Operand
Comments
; Move $H$ onto stack
; Return back to A

Instruction Set Examples

## PULH

## Pull H (Index Register High) from Stack

* Implement the exchange of the $H$ register and $A$
* 

Label
Operation Operand
Comments
PSHA
PSHH
PULA
PULH

```
;Move A onto the stack
;Move H onto the stack
;Pull H into A
;Pull A into H
```


## Pull X (Index Register Low) from Stack

* Implement the exchange of the X register and $A$
* 

Label
Operation Operand Comments
PSHA
TXA
PULX

```
Comments
;Move A onto the stack
;Move X into A
    ;Restore A into X
```

```
* Effective address calculation
*
* Entry : H:X=pointer, A=offset
* Exit : H:X = A + H:X
*
Label
TEMP
*
    Operation Operand
    ORG
    RMB
    ORG
    STHX
    ADD
    TAX
    LDA
    ADC
    PSHA
    PULH
```

```
Comments
```

Comments
;RAM address space
;RAM address space
;ROM/EPROM address space
;ROM/EPROM address space
;Save H:X
;Save H:X
;Add saved X to A
;Add saved X to A
;Move result into X
;Move result into X
;Load saved X into A
;Load saved X into A
;Take care of any carry
;Take care of any carry
; Push modified H onto stack
; Push modified H onto stack
;Pull back into H

```
;Pull back into H
```


## TAP

Transfer Accumulator to Condition Code Register
.

* NOTE: The TAP instruction was added to improve testability of
* the CPUO8, and so few practical applications of the
* instruction exist.
* 


## TPA

Transfer Condition Code Register to Accumulator

* Implement branch if 2's complement signed overflow bit
* (V-bit) is set
* 

Label Operation Operand Comments
*

* NOTE: Transfering the CCR to A does not modify the CCR.
* 

TSTA
BMI
V_SET
*
V_SET EQU

## Transfer Stack Pointer to Index Register

* TSX:
* Create a stack frame pointer. H:X points to the stack frame
* irrespective of stack depth. Useful for handling nested
* subroutine calls (e.g. recursive routines) which reference
* the stack frame data.
* 

| Label | Operation | Operand | Comments |
| :--- | :--- | :--- | :--- |
| LOCAL | EQU | $\$ 20$ |  |
|  | AIS | \#LOCAL | ; Create local variable space in <br> ; stack frame <br> iSP +1 $>\mathrm{H}: \mathrm{X}$ |

* NOTE: TSX transfers $S P+1$ to allow the $H: X$ register to point
* to the first used stack byte (SP always points to the next
* available stack byte). The SP itself is not modified.
* 
* 
* 
* 

LDA $0, X$;Load the 1st byte in local space

## TXS

## Transfer Index Register to Stack Pointer

## *

| Label | Operation | Operand | Comments |
| :--- | :--- | :--- | :--- |
| STACK1 | EQU |  |  |
| $*$ |  | SOFFF |  |
|  | LDHX | \#STACK1+1 | $; \$ 1000>\mathrm{H}: \mathrm{X}$ |
|  | TXS |  | $; \$ 0 F F F>S P$ |

* 
* NOTE: TXS subtracts 1 from the value in H:X before it
* transfers to SP.


## Glossary

\$xxxx — The digits following the " $\$$ " are in hexadecimal format.
\#xxxx - The digits following the "\#" indicate an immediate operand.
A - Accumulator. See "accumulator."
accumulator (A) - An 8-bit general-purpose register in the CPU08. The CPU08 uses the accumulator to hold operands and results of arithmetic and non-arithmetic operations.
address bus - The set of conductors used to select a specific memory location so that the CPU can write information into the memory location or read its contents.
addressing mode - The way that the CPU obtains (addresses) the information needed to complete an instruction. The M68HC08 CPU has 16 addressing modes.
algorithm - A set of specific procedures by which a solution is obtained in a finite number of steps, often used in numerical calculation.

ALU - Arithmetic logic unit. See "arithmetic logic unit."
arithmetic logic unit (ALU) - The portion of the CPU of a computer where mathematical and logical operations take place. Other circuitry decodes each instruction and configures the ALU to perform the necessary arithmetic or logical operations at each step of an instruction.
assembly language - A method used by programmers for representing machine instructions (binary data) in a more convenient form. Each machine instruction is given a simple, short name, called a mnemonic (or memory aid), which has a one-to-one correspondence with the machine instruction. The mnemonics are translated into an object code program that a microcontroller can use.

ASCII - American Standard Code for Information Interchange. A widely accepted correlation between alphabetic and numeric characters and specific 7 -bit binary numbers.
asynchronous - Refers to circuitry and operations without common clock signals.
BCD — Binary-coded decimal. See "binary-coded decimal."
binary - The binary number system using 2 as its base and using only the digits 0 and 1 . Binary is the numbering system used by computers because any quantity can be represented by a series of 1 s and 0 s . Electrically, these 1 s and 0 s are represented by voltage levels of approximately $\mathrm{V}_{\mathrm{DD}}$ (input) and $\mathrm{V}_{\mathrm{SS}}$ (ground), respectively.
binary-coded decimal (BCD) - A notation that uses binary values to represent decimal quantities. Each BCD digit uses four binary bits. Six of the possible 16 binary combinations are considered illegal.
bit - A single binary digit. A bit can hold a single value of 0 or 1 .
Boolean - A mathematical system of representing logic through a series of algebraic equations that can only be true or false, using operators such as AND, OR, and NOT.

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Glossary

branch instructions - Computer instructions that cause the CPU to continue processing at a memory location other than the next sequential address. Most branch instructions are conditional. That is, the CPU continues to the next sequential address (no branch) if a condition is false, or continue to some other address (branch) if the condition is true.
bus - A collection of logic lines (conductor paths) used to transfer data.
byte - A set of exactly eight binary bits.
C - Abbreviation for carry/borrow in the condition code register of the CPU08. The CPU08 sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the C flag (as in bit test and branch instructions and shifts and rotates).

CCR - Abbreviation for condition code register in the CPU08. See "condition code register."
central processor unit (CPU) - The primary functioning unit of any computer system. The CPU controls the execution of instructions.
checksum - A value that results from adding a series of binary numbers. When exchanging information between computers, a checksum gives an indication about the integrity of the data transfer. If values were transferred incorrectly, it is unlikely that the checksum would match the value that was expected.
clear - To establish logic 0 state on a bit or bits; the opposite of "set."
clock - A square wave signal used to sequence events in a computer.
condition code register (CCR) - An 8-bit register in the CPU08 that contains the interrupt mask bit and five bits (flags) that indicate the results of the instruction just executed.
control unit - One of two major units of the CPU. The control unit contains logic functions that synchronize the machine and direct various operations. The control unit decodes instructions and generates the internal control signals that perform the requested operations. The outputs of the control unit drive the execution unit, which contains the arithmetic logic unit (ALU), CPU registers, and bus interface.

CPU - Central processor unit. See "central processor unit."
CPU08 - The central processor unit of the M68HC08 Family.
CPU cycles - A CPU clock cycle is one period of the internal bus-rate clock, normally derived by dividing a crystal oscillator source by two or more so the high and low times are equal. The length of time required to execute an instruction is measured in CPU clock cycles.
CPU registers - Memory locations that are wired directly into the CPU logic instead of being part of the addressable memory map. The CPU always has direct access to the information in these registers. The CPU registers in an M68HC08 are:

- A (8-bit accumulator)
- H:X (16-bit accumulator)
- SP (16-bit stack pointer)
- PC (16-bit program counter)
- CCR (condition code register containing the $\mathrm{V}, \mathrm{H}, \mathrm{I}, \mathrm{N}, \mathrm{Z}$, and C bits)

CPU08 Central Processor Unit Reference Manual, Rev. 4

```
cycles - See "CPU cycles."
```

data bus - A set of conductors used to convey binary information from a CPU to a memory location or from a memory location to a CPU.
decimal - Base 10 numbering system that uses the digits zero through nine.
direct address - Any address within the first 256 addresses of memory (\$0000-\$00FF). The high-order byte of these addresses is always $\$ 00$. Special instructions allow these addresses to be accessed using only the low-order byte of their address. These instructions automatically fill in the assumed $\$ 00$ value for the high-order byte of the address.
direct addressing mode - Direct addressing mode uses a program-supplied value for the low-order byte of the address of an operand. The high-order byte of the operand address is assumed to be $\$ 00$ and so it does not have to be explicitly specified. Most direct addressing mode instructions can access any of the first 256 memory addresses.
direct memory access (DMA) - One of a number of modules that handle a variety of control functions in the modular M68HC08 Family. The DMA can perform interrupt-driven and software-initiated data transfers between any two CPU-addressable locations. Each DMA channel can independently transfer data between any addresses in the memory map. DMA transfers reduce CPU overhead required for data movement interrupts.
direct page - The first 256 bytes of memory (\$0000-\$00FF); also called page 0.
DMA — Direct memory access. See "direct memory access."
EA — Effective address. See "effective address."
effective address (EA) - The address where an instruction operand is located. The addressing mode of an instruction determines how the CPU calculates the effective address of the operand.

EPROM - Erasable, programmable, read-only memory. A non-volatile type of memory that can be erased by exposure to an ultraviolet light source.

EU - Execution unit. See "execution unit."
execution unit (EU) - One of the two major units of the CPU containing the arithmetic logic unit (ALU), CPU registers, and bus interface. The outputs of the control unit drive the execution unit.
extended addressing mode - In this addressing mode, the high-order byte of the address of the operand is located in the next memory location after the opcode. The low-order byte of the operand address is located in the second memory location after the opcode. Extended addressing mode instructions can access any address in a 64-Kbyte memory map.
$\mathbf{H}$ - Abbreviation for the upper byte of the 16-bit index register (H:X) in the CPU08.
H - Abbreviation for "half-carry" in the condition code register of the CPU08. This bit indicates a carry from the low-order four bits of the accumulator value to the high-order four bits. The half-carry bit is required for binary-coded decimal arithmetic operations. The decimal adjust accumulator (DAA) instruction uses the state of the H and C flags to determine the appropriate correction factor.

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Glossary

hexadecimal - Base 16 numbering system that uses the digits 0 through 9 and the letters $A$ through $F$. One hexadecimal digit can exactly represent a 4-bit binary value. Hexadecimal is used by people to represent binary values because a 2-digit number is easier to use than the equivalent 8-digit number.
high order - The leftmost digit(s) of a number; the opposite of low order.
$\mathrm{H}: \mathbf{X}$ - Abbreviation for the 16 -bit index register in the CPU08. The upper byte of $\mathrm{H}: \mathrm{X}$ is called H . The lower byte is called X . In the indexed addressing modes, the CPU uses the contents of $\mathrm{H}: \mathrm{X}$ to determine the effective address of the operand. $\mathrm{H}: \mathrm{X}$ can also serve as a temporary data storage location.

I — Abbreviation for "interrupt mask bit" in the condition code register of the CPU08. When I is set, all interrupts are disabled. When I is cleared, interrupts are enabled.
immediate addressing mode - In immediate addressing mode, the operand is located in the next memory location(s) after the opcode. The immediate value is one or two bytes, depending on the size of the register involved in the instruction.
index register ( $\mathrm{H}: \mathrm{X}$ ) - A 16-bit register in the CPU08. The upper byte of $\mathrm{H}: \mathrm{X}$ is called H . The lower byte is called $X$. In the indexed addressing modes, the CPU uses the contents of $\mathrm{H}: \mathrm{X}$ to determine the effective address of the operand. $\mathrm{H}: \mathrm{X}$ can also serve as a temporary data storage location.
indexed addressing mode - Indexed addressing mode instructions access data with variable addresses. The effective address of the operand is determined by the current value of the $\mathrm{H}: \mathrm{X}$ register added to a 0 -, 8 -, or 16 -bit value (offset) in the instruction. There are separate opcodes for $0-, 8$-, and 16 -bit variations of indexed mode instructions, and so the CPU knows how many additional memory locations to read after the opcode.
indexed, post increment addressing mode - In this addressing mode, the effective address of the operand is determined by the current value of the index register, added to a 0 - or 8 -bit value (offset) in the instruction, after which the index register is incremented. Operands with variable addresses can be addressed with the 8 -bit offset instruction.
inherent addressing mode - The inherent addressing mode has no operand because the opcode contains all the information necessary to carry out the instruction. Most inherent instructions are one byte long.
input/output (I/O) — Input/output interfaces between a computer system and the external world. A CPU reads an input to sense the level of an external signal and writes to an output to change the level on an external signal.
instructions - Instructions are operations that a CPU can perform. Instructions are expressed by programmers as assembly language mnemonics. A CPU interprets an opcode and its associated operand(s) and instruction(s).
instruction set - The instruction set of a CPU is the set of all operations that the CPU can perform. An instruction set is often represented with a set of shorthand mnemonics, such as LDA, meaning "load accumulator (A)." Another representation of an instruction set is with a set of opcodes that are recognized by the CPU.

CPU08 Central Processor Unit Reference Manual, Rev. 4
interrupt - Interrupts provide a means to temporarily suspend normal program execution so that the CPU is freed to service sets of instructions in response to requests (interrupts) from peripheral devices. Normal program execution can be resumed later from its original point of departure. The CPU08 can process up to 128 separate interrupt sources, including a software interrupt (SWI).
I/O — Input/output. See "input/output."
IRQ - Interrupt request. The overline indicates an active-low signal.
least significant bit (LSB) - The rightmost digit of a binary value; the opposite of most significant bit (MSB).
logic 1 - A voltage level approximately equal to the input power voltage ( $\mathrm{V}_{\mathrm{DD}}$ ).
logic 0 - A voltage level approximately equal to the ground voltage $\left(\mathrm{V}_{\mathrm{SS}}\right)$.
low order - The rightmost digit(s) of a number; the opposite of high order.
LS - Least significant.
LSB — Least significant bit. See "least significant bit."
M68HC08 - The Motorola Family of 8-bit MCUs.
machine codes - The binary codes processed by the CPU as instructions. Machine code includes both opcodes and operand data.
MCU — Microcontroller unit. See "microcontroller unit."
memory location - In the M68HC08, each memory location holds one byte of data and has a unique address. To store information into a memory location, the CPU places the address of the location on the address bus, the data information on the data bus, and asserts the write signal. To read information from a memory location, the CPU places the address of the location on the address bus and asserts the read signal. In response to the read signal, the selected memory location places its data onto the data bus.
memory map - A pictorial representation of all memory locations in a computer system.
memory-to-memory addressing mode - In this addressing mode, the accumulator has been eliminated from the data transfer process, thereby reducing execution cycles. This addressing mode, therefore, provides rapid data transfers because it does not use the accumulator and associated load and store instructions. There are four memory-to-memory addressing mode instructions. Depending on the instruction, operands are found in the byte following the opcode, in a direct page location addressed by the byte immediately following the opcode, or in a location addressed by the index register.
microcontroller unit (MCU) - A complete computer system, including a CPU, memory, a clock oscillator, and input/output (I/O) on a single integrated circuit.
mnemonic - Three to five letters that represent a computer operation. For example, the mnemonic form of the "load accumulator" instruction is LDA.
most significant bit (MSB) - The leftmost digit of a binary value; the opposite of least significant bit (LSB).
MS — Abbreviation for "most significant."

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Glossary

MSB — Most significant bit. See "most significant bit."
$\mathbf{N}$ - Abbreviation for "negative," a bit in the condition code register of the CPU08. The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result.
nibble - Half a byte; four bits.
object code - The output from an assembler or compiler that is itself executable machine code or is suitable for processing to produce executable machine code.
one - A logic high level, a voltage level approximately equal to the input power voltage ( $\mathrm{V}_{\mathrm{DD}}$ ).
one's complement - An infrequently used form of signed binary numbers. Negative numbers are simply the complement of their positive counterparts. One's complement is the result of a bit-by-bit complement of a binary word: All 1s are changed to 0 s and all 0 s changed to 1 s . One's complement is two's complement without the increment.
opcode - A binary code that instructs the CPU to do a specific operation in a specific way.
operand - The fundamental quantity on which a mathematical operation is performed. Usually a statement consists of an operator and an operand. The operator may indicate an add instruction; the operand therefore will indicate what is to be added.
oscillator - A circuit that produces a constant frequency square wave that is used by the computer as a timing and sequencing reference.
page 0 - The first 256 bytes of memory (\$0000-\$00FF). Also called direct page.
PC — Program counter. See "program counter."
pointer - Pointer register. An index register is sometimes called a pointer register because its contents are used in the calculation of the address of an operand, and therefore "points" to the operand.
program - A set of computer instructions that cause a computer to perform a desired operation or operations.
programming model - The registers of a particular CPU.
program counter (PC) - A 16-bit register in the CPU08. The PC register holds the address of the next instruction or operand that the CPU will use.
pull - The act of reading a value from the stack. In the M 68 HC 08 , a value is pulled by the following sequence of operations. First, the stack pointer register is incremented so that it points to the last value saved on the stack. Next, the value at the address contained in the stack pointer register is read into the CPU.
push - The act of storing a value at the address contained in the stack pointer register and then decrementing the stack pointer so that it points to the next available stack location.
random access memory (RAM) - A type of memory that can be read or written by the CPU. The contents of a RAM memory location remain valid until the CPU writes a different value or until power is turned off.

RAM — Random access memory. See "random-access memory."
read - To transfer the contents of a memory location to the CPU.

CPU08 Central Processor Unit Reference Manual, Rev. 4
read-only memory - A type of memory that can be read but cannot be changed (written) by the CPU. The contents of ROM must be specified before manufacturing the MCU.
registers - Memory locations wired directly into the CPU logic instead of being part of the addressable memory map. The CPU always has direct access to the information in these registers. The CPU registers in an M68HC08 are:

- A (8-bit accumulator)
- (H:X) (16-bit index register)
- SP (16-bit stack pointer)
- PC (16-bit program counter)
— CCR (condition code register containing the $\mathrm{V}, \mathrm{H}, \mathrm{I}, \mathrm{N}, \mathrm{Z}$, and C bits) Memory locations that hold status and control information for on-chip peripherals are called input/output (I/O) and control registers.
relative addressing mode - Relative addressing mode is used to calculate the destination address for branch instructions. If the branch condition is true, the signed 8 -bit value after the opcode is added to the current value of the program counter to get the address where the CPU will fetch the next instruction. If the branch condition is false, the effective address is the content of the program counter.
reset - Reset is used to force a computer system to a known starting point and to force on-chip peripherals to known starting conditions.

ROM — Read-only memory. See "read-only memory."
set - To establish a logic 1 state on a bit or bits; the opposite of "clear."
signed - A form of binary number representation accommodating both positive and negative numbers. The most significant bit is used to indicate whether the number is positive or negative, normally zero for positive and one for negative, and the other seven bits indicate the magnitude.

SIM — System integration module. See "system integration module."
SP — Stack pointer. See "stack pointer."
stack - A mechanism for temporarily saving CPU register values during interrupts and subroutines. The CPU maintains this structure with the stack pointer (SP) register, which contains the address of the next available (empty) storage location on the stack. When a subroutine is called, the CPU pushes (stores) the low-order and high-order bytes of the return address on the stack before starting the subroutine instructions. When the subroutine is done, a return from subroutine (RTS) instruction causes the CPU to recover the return address from the stack and continue processing where it left off before the subroutine. Interrupts work in the same way except that all CPU registers are saved on the stack instead of just the program counter.
stack pointer (SP) - A 16-bit register in the CPU08 containing the address of the next available (empty) storage on the stack.
stack pointer addressing mode - Stack pointer (SP) addressing mode instructions operate like indexed addressing mode instructions except that the offset is added to the stack pointer instead of the index register ( $\mathrm{H}: \mathrm{X}$ ). The effective address of the operand is formed by adding the unsigned byte(s) in the stack pointer to the unsigned byte(s) following the opcode.

CPU08 Central Processor Unit Reference Manual, Rev. 4

## Glossary

subroutine - A sequence of instructions to be used more than once in the course of a program. The last instruction in a subroutine is a return-from-subroutine (RTS) instruction. At each place in the main program where the subroutine instructions are needed, a jump or branch to subroutine (JSR or BSR) instruction is used to call the subroutine. The CPU leaves the flow of the main program to execute the instructions in the subroutine. When the RTS instruction is executed, the CPU returns to the main program where it left off.
synchronous - Refers to two or more things made to happen simultaneously in a system by means of a common clock signal.
system integration module (SIM) — One of a number of modules that handle a variety of control functions in the modular M68HC08 Family. The SIM controls mode of operation, resets and interrupts, and system clock generation.
table - A collection or ordering of data (such as square root values) laid out in rows and columns and stored in a computer memory as an array.
two's complement - A means of performing binary subtraction using addition techniques. The most significant bit of a two's complement number indicates the sign of the number ( 1 indicates negative). The two's complement negative of a number is obtained by inverting each bit in the number and then adding 1 to the result.
unsigned - Refers to a binary number representation in which all numbers are assumed positive. With signed binary, the most significant bit is used to indicate whether the number is positive or negative, normally 0 for positive and 1 for negative, and the other seven bits are used to indicate the magnitude.
variable - A value that changes during the course of executing a program.
word - Two bytes or 16 bits, treated as a unit.
write - The transfer of a byte of data from the CPU to a memory location.
$\mathbf{X}$ — Abbreviation for the lower byte of the index register $(\mathrm{H}: \mathrm{X})$ in the CPU08.
$\mathbf{Z}$ - Abbreviation for zero, a bit in the condition code register of the CPU08. The CPU08 sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of \$00.
zero - A logic low level, a voltage level approximately equal to the ground voltage ( $\mathrm{V}_{\mathrm{SS}}$ ).

## Index

A
Accumulator (A) ..... 16
Addressing modes
direct ..... 37
extended ..... 39
immediate ..... 36
indexed with post increment ..... 48
indexed, 16-bit offset ..... 40
indexed, 8-bit offset. ..... 40
indexed, 8 -bit offset with post increment ..... 49
indexed, no offset ..... 40
inherent ..... 34
memory to memory direct to direct ..... 45
memory to memory direct to indexed with post increment ..... 47
memory to memory immediate to direct ..... 45
memory to memory indexed to direct with post increment ..... 46
relative ..... 44
stack pointer, 16-bit offset ..... 42
stack pointer, 8 -bit offset. ..... 42
C
Carry/borrow flag (C) ..... 19
Condition code register (CCR)
carry/borrow flag (C) ..... 19
half-carry flag (H) ..... 18
interrupt mask (I) ..... 18
negative flag (N) ..... 19
overflow flag (V) ..... 18
zero flag (Z) ..... 19
CPU08
accumulator (A) ..... 16
block diagram ..... 19
condition code register (CCR) ..... 18
control unit. ..... 20
execution unit ..... 21
features ..... 13
functional description ..... 19
index register (HX) ..... 16
instruction execution ..... 21-22
internal timing ..... 20
low-power modes ..... 14

## Index

program counter (PC) ..... 17
programming model ..... 15
registers ..... 15
stack pointer (SP) ..... 17
Direct addressing mode ..... 37
DMA (direct memory access module) ..... 23
E
Extended addressing mode ..... 39
H
HX (index register) ..... 16
Immediate addressing mode ..... 36
Index register (HX) ..... 16
Indexed with post increment addressing mode ..... 48
Indexed, 16-bit offset addressing mode ..... 40
Indexed, 8-bit offset addressing mode ..... 40
Indexed, 8 -bit offset with post increment addressing mode ..... 49
Indexed, no offset addressing mode ..... 40
Inherent addressing mode ..... 34
Instruction execution ..... 21-22
Instruction set
convention definition ..... 62
nomenclature ..... 59
Interrupts
allocating scratch space ..... 32
arbitration ..... 25
DMA (direct memory access module) ..... 23
flow and timing ..... 25
H register storage ..... 24
interrupt processing ..... 29
interrupt recognition ..... 26-27
masking ..... 26
nesting of multiple interrupts. ..... 30, 31
priority ..... 30
recognition ..... 23
return to calling program ..... 27
SIM (system integration module) ..... 25
sources ..... 30
stacking ..... 24
Legal label ..... 61
Literal expression ..... 61
M
Memory to memory direct to direct addressing mode ..... 45
Memory to memory direct to indexed with post increment addressing mode ..... 47
Memory to memory immediate to direct addressing mode ..... 45
Memory to memory indexed to direct with post increment addressing mode ..... 46
Monitor mode ..... 28
N
Negative flag (N) ..... 19
Notation
Source forms ..... 61
0
Opcode map ..... 58
Overflow flag (V) ..... 18
P
Program counter (PC) ..... 17
R
Register designators ..... 61
Registers
accumulator (A) ..... 15
condition code (CCR) ..... 15
index (HX) ..... 15
program counter (PC) ..... 15
stack pointer (SP) ..... 15
Relative addressing mode
conditional branch ..... 44
Resets
arbitration ..... 25
CPU ..... 28
DMA (direct memory access module) ..... 23
exiting ..... 28
external ..... 29
H register storage ..... 24
I bit. ..... 30
initial conditions ..... 28
internal ..... 29
local enable mask bits ..... 30
masking ..... 26
mode selection ..... 28
monitor mode ..... 28
recognition. ..... 23

## Index

reseting processing ..... 27
SIM (system integration module) ..... 25, 29
sources ..... 29
stacking ..... 24
user mode ..... 28
S
SIM (system integration module) ..... 25, 29
Source form notation ..... 61
Stack pointer (SP) ..... 17
Stack pointer, 16-bit offset addressing mode ..... 42
Stack pointer, 8-bit offset addressing mode ..... 42
System integration module (SIM) ..... 25, 29
T
Timing
control unit. ..... 21
internal ..... 20
interrupt processing flow ..... 25
U
User mode. ..... 28
V
V (overflow flag) ..... 18
Z
Zero flag (Z) ..... 19


## How to Reach Us:

## Home Page:

www.freescale.com

## E-mail:

support@freescale.com
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

## Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+441296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33 169354848 (French)
support@freescale.com

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120191014 or +81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 26668080
support.asia@freescale.com

## For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405

Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ${ }^{\text {TM }}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006. All rights reserved.

