

Specification for BT 44005VSS-STF-06-LED04 HK

Version April 2004

DOCUMENT REVISION HISTORY 1:

DOCUMENT REVISION FROM TO	DATE	DESCRIPTION	CHANGED BY	CHECKED BY
A	2004.04.05	<p>First Release.</p> <p>Based on:</p> <p>a.) Test specification: VL-TS-BT 44005VSS-XX, REV. G, 2004.01.09</p> <p>b.) VL-QUA-012A-S, REV. P, APR/2003 (English version),</p> <p>According to VL-QUA-012A, LCD size is small because Unit Per Laminate=9 which is more than 6pcs/Laminate.</p>	HELEN HE	SUNNY LEE

CONTENTS

	<u>Page No.</u>
1. GENERAL DESCRIPTION	4
2. MECHANICAL SPECIFICATIONS	4
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ELECTRICAL MAXIMUM RATINGS (Ta=25°C)	6
3.2 ENVIRONMENTAL CONDITION	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 INTERFACE SIGNALS	7
4.2 TYPICAL ELECTRICAL CHARACTERISTICS	8
4.3 TIMING SPECIFICATIONS	9
4.4 TIMING DIAGRAM OF VDD AGAINST V0	11
5. LCD COSMETIC CONDITIONS	11

**Specification
of
LCD Module Type
Item No.: BT 44005VSS-08**

1. General Description

- 40 characters (5 x 8 dots)x 4 lines STN Positive Yellow Transflective Dot Matrix LCD module
- Viewing Angle: 6 O'clock direction.
- Driving duty: 1/16 Duty, 1/5 bias.
- 'SAMSUNG' KS0066UP-10BCC (die form) LCD Controller & Driver or equivalent.
- 'SAMSUNG' KS0065B-PCC (die form) or equivalent 40-Channel Segment/Common Drivers for Dot Matrix LCD.
- Yellow-green LED04 backlight.

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	196.0(W) x 56.0(H) x 14.5 MAX.(D)	mm
Viewing area	154.4(W) x 27.6(H)	mm
Display format	40 characters x 4 lines	-
Character size	3.15(W) x 5.50(H) (5 x 8 dots)	mm
Character spacing	0.60(W) x 0.40(H)	mm
Character pitch	3.75(W) x 5.90(H)	mm
Dot size	0.55(W) x 0.60(H)	mm
Dot spacing	0.10(W) x 0.10(H)	mm
Dot pitch	0.65(W) x 0.70(H)	mm
Weight:	TBD	grams




Figure 1: Outline Drawing

3. Absolute Maximum Ratings

3.1 Electrical Maximum Ratings(Ta = 25 °C)

Table 2

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD - VSS	-0.3	+7.0	V
Power Supply voltage (LCD drive)	VLCD=VDD - V0	-0.3	+15.0	V
Input voltage	Vin	-0.3	VDD +0.3	V

Note:

The modules may be destroyed if they are used beyond the absolute maximum ratings.

All voltage values are referenced to VSS = 0V.

3.2 Environmental Condition

Table 3

Item	Operating Temperature (Topr)		Storage Temperature (Tstg)		Remark
	Min.	Max.	Min.	Max.	
Ambient Temperature	0°C	+50°C	-10°C	+60°C	Dry
Humidity	95% max. RH for Ta ≤ 40°C < 95% RH for Ta > 40°C				no condensation
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction.				3 directions
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duration : 11 ms Peak acceleration: 981 m/s ² = 100g Number of shocks : 3 shocks in 3 mutually perpendicular axes.				3 directions

4. Electrical Specifications

4.1 Interface signals

Table 4

Pin No.	Symbol	Description
1	VSS	Ground(0V).
2	VDD	Power supply for logic (+5V)
3	V0	Power supply for LCD driver
4	RS	Register Select Input: “High” for Data register (for read and write) “Low” for Instruction register (for write), Busy flag, address counter (for read)
5	R/W	Read/Write signal: “High” for Read mode. “Low” for Write mode.
6	N/C	No connection.
7	DB0	Data input/output (LSB)
8	DB1	Data input/output
9	DB2	Data input/output
10	DB3	Data input/output
11	DB4	Data input/output
12	DB5	Data input/output
13	DB6	Data input/output
14	DB7	Data input/output (MSB)
15	E1	Enable 1. Start signal for data read /write.
16	E2	Enable 2. Start signal for data read /write.
-	A	Anode of LED backlight
-	K	Cathode of LED backlight

4.2 Typical Electrical Characteristics

At $T_a = 25\text{ }^\circ\text{C}$, $V_{DD} = 5V \pm 5\%$, $V_{SS} = 0V$.

Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	VDD-VSS		4.75	5.00	5.25	V
Supply voltage (LCD)	VLCD =VDD-V0	Ta = 0°C, VDD =+5.0V, Character mode, Note 1	-	4.6	-	V
		Ta = +25°C, VDD =+5.0V, Character mode, Note 1	4.3	4.5	4.7	V
		Ta = +50°C, VDD =+5.0V, Character mode, Note 1	-	4.3	-	V
Input signal voltage for E,DB0-DB7,R/W,RS.	V _{IH}	“H” level	2.2	-	VDD	V
	V _{IL}	“L” level	-0.3	-	0.6	V
Supply Current (Logic & LCD)	IDD	Character mode, Note 1	-	1.5	2.3	mA
		Checker board mode, Note 1	-	2.8	4.2	mA
Supply Current (LCD)	I0	Character mode, Note 1	-	0.4	0.6	mA
		Checker board mode, Note 1	-	0.4	0.6	mA
Supply Voltage of yellow-green LED04 backlight	VLED04	Forward current =360mA Number of LED chips =72	3.85	4.05	4.25	V

Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.

4.3 Timing Specifications

At $T_a = 0\text{ }^{\circ}\text{C}$ To $+50\text{ }^{\circ}\text{C}$, $V_{DD} = +5\text{V}\pm 5\%$, $V_{SS} = 0\text{V}$.

Refer to Fig. 2, the bus timing diagram for write mode.

Table 6

Parameter	Symbol	Min.	Max.	Unit
E Cycle Time	t_c	500	-	ns
E Rise/Fall Time	t_R, t_F	-	20	ns
E Pulse Width(high, low)	t_W	230	-	ns
R/W and RS Setup Time	t_{SU1}	40	-	ns
R/W and RS Hold Time	t_{H1}	10	-	ns
Data Set-up Time	t_{SU2}	80	-	ns
Data Hold Time	t_{H2}	10	-	ns

Refer to Fig. 3, the bus timing diagram for read mode .

Table 7

Parameter	Symbol	Min.	Max.	Unit
E Cycle Time	t_c	500	-	ns
E Rise/Fall Time	t_R, t_F	-	20	ns
E Pulse Width(high, low)	t_W	230	-	ns
R/W and RS Setup Time	t_{SU}	40	-	ns
R/W and RS Hold Time	t_H	10	-	ns
Data Output Delay Time	t_D	-	120	ns
Data Hold Time	t_{DH}	5	-	ns




Figure 2: Write Mode Timing Diagram




Figure 3: Read Mode Timing Diagram

4.4 Timing Diagram of VDD against V0.

Power on sequence shall meet the requirement of Figure 4, the timing diagram of VDD against V0.




Figure 4: Timing diagram of VDD against V0.

5. LCD Cosmetic Conditions

Refer to VL-QUA-012A-S.

- END -