# MODULE NO.: LPSF096064A00-T3 DOC.REVISION: 3.0

	SIGN.	ATURE
PREPARED BY	Fr.li	20-Aug-04
APPROVED BY (R&D)		
APPROVED BY (R&D)	Co	
APPROVED BY (Marketing)		



# **PRODUCT PREVIEW**

Product Part#: LPSF096064A00-T3

**Product Name: 65K color OLED Module** 

Revision: 3.0

Date: Aug'2004



# **REVISION RECORD**

Revision	Description of Revision	Revision date	Remark
0.0	Initial release	3-Jun-04	
1.0	1) Changed "Dimensional outline" drawing	14-Jun-04	
2.0	<ol> <li>Added the application circuit for using external DC/DC converter and its component list</li> <li>Updated the component value of application circuit</li> <li>Updated the "Quality Specification"</li> </ol>	16-Aug-04	
3.0	Updated pin description of D0 and D1 for SPI mode     Changed SCLK (D6) to SCLK (D0) and SDIN (D7) to SDIN (D1) in SPI timing diagram	20-Aug-04	
		5	

LPSF096064A00-T3 i Rev: 3.0 Aug 2004



# **TABLE OF CONTENTS**

1. Functions & features	1
2. Mechanical specifications	1
3. Block diagram	1
4. Dimensional outline	2
5. Pin description	3
6. Absolute maximum ratings	4
7. Optics & electrical characteristics	4
8. Electrical characteristics	5
9. Control and display command	9
10. Reference application circuit	12
11. Quality specifications	16



## 1. FUNCTIONS & FEATURES

1.1. Format: 96(RGB)\*64 dots1.2. Display mode: Passive Matrix1.3. Display color: 65k color1.4. Duty: 1/64

## 2. MECHANICAL SPECIFICATIONS

 2.1. Module size
 : 28.70mm(W)\*32.99mm(H)

 2.2. Panel size
 : 28.70mm(W)\*20.40mm(H)

 2.3. Viewing area
 : 23.312mm(W)\*14.848mm(H)

 2.4. Active area
 : 21.286mm(W)\*14.178mm(H)

 2.5. Dot pitch
 : 0.222mm(W)\*0.222mm(H)

 2.6. Dot size
 : 0.192mm(W)\*0.196mm(H)

 2.7. Thickness (with polarizor)
 : 1.70mm

2.7. Thickness(with polarizer) : 1.70mm 2.8. Weight : TBD

## 3. BLOCK DIAGRAM




Figure 1. Block diagram



# **4. DIMENSIONAL OUTLINE**




Figure 2. Dimensional outline



# **5. PIN DESCRIPTION**

Pin no.	Symbol	Function					
1,4,31	NC	These are reserved pins and should not be connected. Do not group or short NC pins.					
2	VCC	Supply voltage for OLED  This is the most positive voltage supply pin of the chip. It is supplied either by external high voltage source or internal booster.					
3	VCOMH	This pin is the input pin for the voltage output high level for COM signals. It can be supplied externally or internally. When VCOMH is generated internally, a capacitor should be connected between this pin and VSS.					
5~12	D7~D0	These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial interface mode is selected, D1 will be the serial data input and D0 will be the serial clock input.					
13	E(RD#)	This pin is MCU interface input.  • When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the chip is selected.  • When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and the chip is selected.  • When serial interface is selected, this pin E(RD#) must be connected to VSS.					
14	R/W(WR#)	This pin is MCU interface input.  • When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W) selection input. Read mode will be carried out when this pin is pulled high and write mode when low.  • When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the chip is selected.  • When serial interface is selected, this pin RW#(WR#) must be connected to VSS.					
15	D/C#	This pin is Data/Command control pin.  • When the pin is pulled high, the data at D7-D0 is treated as display data.  • When the pin is pulled low, the data at D7-D0 will be transferred to the command register.					
16	RES#	This pin is reset signal input. When the pin is low, initialization of the chip is executed.					
17	CS#	This pin is the chip select input.  The chip is enabled for MCU communication only when CS# is pulled low.					
18	IREF	This pin is the segment output current reference pin. A resistor should be connected between this pin and VSS.					
19,20	BS2,BS1	These input pins are used to configure MCU interface selection by appropriate logic setting, which is described in the following table:    6800-parallel   8080-parallel   Serial interface (8 bit)   (8 bit)     BS1					



Pin no.	Symbol	Function
21	VDD	Power Supply pin for logic operation of the driver. It must be connected to external source.
22,23,24	VP_C VP_B VP_A	These pins are the pre-charge driving voltages for OLED driving segment pins SA0-SA95, SB0-SB95 and SC0-SC95 respectively. They can be supplied externally or internally generated by VP circuit. When internal VP is used, VP_A, VP_B, VP_C pins should be left open.
25	VBREF	This pin is the internal voltage reference of booster circuit. A stabilization capacitor should be connected between VBREF and VSS. When use external VCC, the pin should be left open.
26	RESE	This pin connects to the source current pin of the external NMOS of the booster circuit. When use external VCC, the pin should be left open.
27	FB	This pin is the feedback resistor input of the booster circuit. It is used to adjust the booster output voltage level (VCC). When use external VCC, the pin should be left open.
28	VDDB	This is the power supply pin for the internal buffer of the DC-DC voltage converter. When use external VCC, the pin should be left open.
29	GDR	This output pin drives the gate of the external NMOS of the booster circuit. When use external VCC, the pin should be left open.
30	VSS	Ground pin. It must be connected to external ground.

**Table1: Pin Description** 

# **6. ABSOLUTE MAXIMUM RATINGS**

#### **6.1 Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit	Notes
	$V_{\mathrm{DD}}$	-0.3	4.0	V	1,2
Supply Voltage	$V_{CC}$	0	18	V	1,2
	$V_{REF}$	0	18	V	1,2
Supply Voltage/Output voltage	$V_{\text{COMH}}$	0	16	V	1,2
SEG/COM output voltage	-	0	16	V	1,2
Input voltage	$V_{in}$	$V_{SS}$ -0.3	V <sub>DD</sub> +0.3	V	1,2
Operating Temperature	$T_{OP}$	-20	70	°C	
Storage Temperature	$T_{STG}$	-30	80	°C	

**Table2: Absolute Maximum Ratings** 

Note 1: All above voltages are on the basis of " $V_{SS} = 0.0V$ ".

Note 2: When this module is used beyond above absolute maximum ratings, permanent damage of the module may occur. For normal operations, it should be restricted to the limits in the Electrical Characteristics Tables. If the module is used beyond these limits, malfunctioning will occur and the reliability of the module may deteriorate.



# 7. OPTICS & ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness(White)	$L_{br}$	Display average (With polarizer)	30	50	70	Cd/m <sup>2</sup>
CIE (Blue)	X		0.10	0.15	0.20	
	Y		0.12	0.17	0.22	
CIE (Green)	X		0.23	0.28	0.33	
	Y		0.58	0.63	0.68	
CIE (Red)	X	With polarizer	0.57	0.62	0.67	
	Y		0.32	0.37	0.42	
CIE (White)	X		0.24	0.29	0.34	
	Y		0.27	0.32	0.37	
Dark Room Contrast	CR		200			
View Angle	A		>160			degree

Table 3: Optics & electrical characteristics

# **8. ELECTRICAL CHARACTERISTICS**

#### 8.1 DC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
$V_{CC}$	Operating Voltage	)	-	16	-	V
$V_{DD}$	Logic Supply Voltage		2.4	2.7	3.5	V
$V_{\mathrm{OH}}$	High Logic Output Level	Iout = 100uA, 3.3MHz	$0.9V_{DD}$	-	$V_{DD}$	V
V <sub>OL</sub>	Low Logic Output Level	Iout =100uA, 3.3MHz	0	-	$0.1V_{\rm D}$	V
$V_{ m IH}$	High Logic Input Level	Iout =100uA, 3.3MHz	$0.8V_{\mathrm{DD}}$	-	$V_{ m DD}$	V
$ m V_{IL}$	Low Logic Input Level	Iout =100uA, 3.3MHz	0	-	$0.2V_{D}$	V
$I_{CC}$	V <sub>CC</sub> Supply Current	V <sub>DD</sub> =2.7V,Display ON Contrast =FF, No panel attached	-	770	ı	uA
$I_{DD}$	V <sub>DD</sub> Supply Current	V <sub>DD</sub> =2.7V,Display ON Contrast =FF, No panel attached	-	170		uA
Ifc	Forward current	All pixel on	-	12	-	mA
Pwr	Power consumption	30% ON,50Cd/m <sup>2</sup>	-	100 (under)	-	mW

**Table 4: DC characteristics** 



#### 8.2 Characteristics

## 8.2.1 6800-Series MPU Parallel Interface Timing Characteristics

Symbol	Parameter	Min	Max	Unit
t <sub>cycle</sub>	Clock cycle time	300		ns
$t_{AS}$	Address Setup Time	0		ns
$t_{AH}$	Address Hold Time	0		ns
$t_{ m DSW}$	Write Data Setup Time	40		ns
$t_{ m DHW}$	Write Data Hold Time	15		ns
$t_{\mathrm{DHR}}$	Read Data Hold Time	20		ns
$t_{\mathrm{OH}}$	Output Disable Time	-	70	ns
$t_{ACC}$	Access Time		140	ns
$PW_{CSL}$	Chip Select Low Pulse Width (read)	120		ns
	Chip Select Low Pulse Width (write)	60		ns
$PW_{CSH}$	Chip Select High Pulse Width (read)	60		ns
	Chip Select High Pulse Width (write)	60		ns
$t_R$	Rise time	-	15	ns
$t_{\mathrm{F}}$	Fall time	_	15	ns




Figure 3: Timing diagram for 6800-series MPU parallel interface



# 8.2.2 8080-Series MPU Parallel Interface Timing Characteristics

Symbol	Parameter	Min	Max	Unit
t <sub>cycle</sub>	Clock cycle time	300		ns
$t_{AS}$	Address Setup Time	0		ns
$t_{AH}$	Address Hold Time	0		ns
$t_{ m DSW}$	Write Data Setup Time	40		ns
$t_{ m DHW}$	Write Data Hold Time	15		ns
$t_{\mathrm{DHR}}$	Read Data Hold Time	20		ns
$t_{\mathrm{OH}}$	Output Disable Time		70	ns
$t_{ACC}$	Access Time	-	140	ns
PW <sub>CSL</sub>	Chip Select Low Pulse Width (read)	120		ns
	Chip Select Low Pulse Width (write)	60		ns
$PW_{CSH}$	Chip Select High Pulse Width (read)	60		ns
	Chip Select High Pulse Width (write)	60		ns
$t_R$	Rise time		15	ns
$t_{\mathrm{F}}$	Fall time		15	ns




Figure 4: Timing diagram for 8080-series MPU parallel interface



# **8.2.3** Serial Interface Timing Characteristics

Symbol	Parameter	Min	Max	Unit
t <sub>cycle</sub>	Clock cycle time	250		ns
$t_{AS}$	Address Setup Time	150		ns
$t_{AH}$	Address Hold Time	150		ns
$t_{CSS}$	Chip Select Setup Time	120		ns
$t_{CSH}$	Chip Select Hold Time	60		ns
$t_{ m DSW}$	Write Data Setup Time	100		ns
$t_{ m DHW}$	Write Data Hold Time	100		ns
$t_{CLKL}$	Clock Low Time	100		ns
$t_{CLKH}$	Clock High Time	100		ns
$t_R$	Rise time		15	ns
$t_{ m F}$	Fall time	-	15	ns




Figure 5: Timing diagram for serial interface



# 9. CONTROL AND DISPLAY COMMAND

 $\textbf{9.1 Configuration Command Table} \\ \textbf{(To write commands to command registers, the MCU interface pins are set as: D/C = 0, R/W(WR\#) = 0, E(RD\#)=1)}$ 

D/C	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	15	0	0	0	1	0	1	0	1		A[6:0] sets the column start address from 0-95, POR=00d.
0	A[6:0]	*	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Set Column Address	B[6:0] sets the column end address from 0-95 POR=95d.
0	B[6:0]	*	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		
0	75 A[5:0]	0	1	1	1	0	1	0	1	Set Row Address	A[5:0] sets the row start address from 0-63, POR=00d. B[5:0] sets the row end address from 0-63, POR=63d.
0	B[5:0]	*	*	A <sub>5</sub> B <sub>5</sub>	A <sub>4</sub> B <sub>4</sub>	A <sub>3</sub> B <sub>3</sub>	A <sub>2</sub> B <sub>2</sub>	A₁ B₁	A <sub>0</sub> B <sub>0</sub>	Set Row Address	b[5.0] sets the row end address from 0-05, POR-050.
0	81	1	0	0	0	0	0	0	1	Set Contrast for Color	<u> </u>
0	A[7:0]	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Α	Double byte command to select 1 out of 256 contrast steps.
										(Segment Pins :SA0 –	Contrast increases as level increases. POR = 80H
0	82	1	0	0	0	0	0	1	0	SA95) Set Contrast for Color	
0	o∠ A[7:0]	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	0 A <sub>2</sub>	A <sub>1</sub>	O A₀	B	Double byte command to select 1 out of 256 contrast steps.
	, (, .0]	, .,	7.0	7.5	,	, 0	7.2	, , ,	7.0	(Segment Pins :SB0 -	Contrast increases as level increases. POR = 80H
										SB95)	
0	83	1	0	0	0	0	0	1	1	Set Contrast for Color	
0	۱۵۰۲۱۸	۸	۸	^	۸	۸	^	^	٨	C (Segment Pins :SC0 –	Double byte command to select 1 out of 256 contrast steps.  Contrast increases as level increases. POR = 80H
"	A[7:0]	A <sub>7</sub>	A <sub>6</sub>	<b>A</b> <sub>5</sub>	$A_4$	$A_3$	$A_2$	A <sub>1</sub>	$A_0$	SC95)	Contrast increases as lever increases. FOR - 60H
0	87	1	0	0	0	0	1	1	1		Set A[3:0] from 0000, 0001 to 1111 to adjust the master
0	A[3:0]	*	*	*	*	$A_3$	$A_2$	A <sub>1</sub>	A <sub>0</sub>	Master Current	current attenuation factor from 1/16, 2/16 to 16/16.
	,					,		•	,	Control	POR =1111b,for no attenuation.
0	Α0	1	0	1	0	0	0	0	0		A[0]=0, Horizontal address increment (POR)
0	A[7:0]	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	A <sub>1</sub>	$A_0$		A[0]=1, Vertical address increment
											A[1]=0, Column address 0 is mapped to SEG0 (POR)
											A[1]=1, Column address 95 is mapped to SEG0
										<b>*</b> . ( <b>*</b>	, , , , , , , , , , , , , , , , , , ,
							· ·			Set Re-map & Data	A[4]=0, Scan from COM 0 to COM [N –1]
										Format	A[4]=1, Scan from COM [N-1] to COM0. Where N is the
										Format	Multiplex ratio.
											A[5]=0, Disable COM Split Odd Even (POR)
											A[5]=1, Enable COM Split Odd Even
											A17-01 00: 050 asless farment
											A[7:6]=00; 256 color format =01; 65k color format(POR)
0	A1	1	0	1	0	0	0	0	1		Set display RAM display start line register from 0-63.
0	A[5:0]	*	*	$A_5$	$A_4$	$A_3$	$A_2$	A <sub>1</sub>	$A_0$	Set Display Start Line	
											Display start line register is reset to 00H after POR.
0	A2	1	0	1	0	0	0	1	0	Cot Diople: Offers	Set vertical scroll by COM from 0-63.
0	A[5:0]			$A_5$	$A_4$	$A_3$	A <sub>2</sub>	A <sub>1</sub>	$A_0$	Set Display Offset	The value is reset to 00H after POR.
0	A4~A7	1	0	1	0	0	1	X <sub>1</sub>	X <sub>0</sub>		A4h=Normal Display (POR)
							•	• •	- •0		A5h=Entire Display On, all pixels turn on at GS level 63
										Set Display Mode	A6h=Entire Display Off, all pixels turn off
											A7h=Inverse Display
0	A8	1	0	1	0	1	0	0	0	0 (14 10)	The next command determines multiplex
0	A[5:0]	*		$A_5$	$A_4$	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	$A_0$	Set Multiplex Ratio	ratio N from 16MUX-64MUX, POR=63d (64MUX)
0	AD	1	0	1	0	1	1	0	1	Set Master	A[5:0]=0-14d (invalid entry) A[0]=0, Select external VCC supply at Display ON
0	A[7:0]	1	0	0	0	1	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Configuration	A[0]=1, Select external voc supply at Display ON A[0]=1, Select internal booster at Display ON (POR)
	1			-				-		Jan 21	., , , , , , , , , , , , , , , , , , ,
											A[1]=0, Select external VCOMH voltage supply at Display ON
											A[1]=1, Select internal VCOMH regulator at Display ON (POR)
											A[2]=0, Select External VP voltage supply
											A[2]=1, Select Internal VP (POR)
0	AE~AF	1	0	1	0	X <sub>3</sub>	1	1	1	Set Display On/Off	AEh=Display off (POR)
				Ι.		- •3		•			AFh=Display on
										I	- •



0	B0	1	0	1	1	0	0	0	0	Set Power Save	A[7:0]=00 (POR)
0	A[7:0]	0	0	0	A <sub>4</sub>	0	0	A <sub>1</sub>	0	Jet Fuwer Jave	A[7:0]=00 (POR) A[7:0]=12, power saving mode
0	B1	1	0	1	1	0	0	0	1	Phase 1 and 2	A[3:0] Phase 1 period in 1~16 DCLK clocks [POR=4h]
0	A[7:0]	A <sub>7</sub>	A <sub>6</sub>		A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	period adjustment	A[7:4] Phase 2 period in 1~16 DCLK clocks [FOR=4h]
0	B3	1	0	A <sub>5</sub>	1	0	0	1	1	Display Clock Divider/	A[3:0] [DIVIDER, POR=0]
0	A[7:0]	A <sub>7</sub>	$A_6$	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	$A_2$	A <sub>1</sub>	A <sub>0</sub>	Oscillator Frequency	DCLK is generated from CLK divided by DIVIDER +1 (i.e., 1 to 16)
U	ره. ۱ ا	Λ/	<b>7</b> 6	Λ5	<b>~</b> 4	<b>~</b> 3	<b>~</b> 2	Λ1	Λ0	Oscillator i requericy	A[7:4] Fosc frequency
											Frequency increases as level increases
0	B8	1	0	1	1	1	0	0	0		The next 32 bytes of command set the current drive pulse width of
Ŭ	ВО			'	'	'	"	"			gray scale level GS1, GS3, GS5GS63 as below:
0	A[7:0]	$A_7$	$A_6$	A <sub>5</sub>	$A_4$	$A_3$	A <sub>2</sub>	A <sub>1</sub>	$A_0$		gray scale level Go 1, Goo, GooGood as below.
ľ	PW1	7 (7	7 16	7 15	7 4	713	7 (2	7 (1	, 10		A[7:0]=PW1, POR=1, it equals 1 DCLK clock
0	B[7:0]	B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B₁	B <sub>0</sub>		7(1.0) 1 W1, 1 OIC 1, It equals 1 Boll tolock
Ĭ	PW3	٥,	٥,	<b>D</b> 5	<b>D</b> 4		52	-			B[7:0]=PW3, POR=5, it equals 3 DCLK clocks
0	C[7:0]	C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	$C_2$	C <sub>1</sub>	$C_0$		Zi. isi
ľ	PW5	• ,	-0	-5		-3	-2	•	-0		C[7:0]=PW5, POR= 9
0											
Ö											
0										Set Gray Scale Table	
Ö	AE[7:0]	AE <sub>7</sub>	ΑEs	ΑEs	AE₄	AE₃	ΑE <sub>2</sub>	AE₁	AΕ		
	PW61	,			_		_				AE[7:0]=PW61, POR=121
0	AF[7:0]	AF <sub>7</sub>	$AF_6$	AF <sub>5</sub>	AF₄	$AF_3$	AF <sub>2</sub>	AF₁	AF <sub>0</sub>		
	PW63										AF[7:0]=PW63, POR=125, it equals 125 DCLK clocks
											Note: GS0 has no pre-charge and current drive stages.
											For GS2 GS4GS62, they are derived by driver itself with:
											PWn = (PWn-1+PWn+1)/2
											Max pulse width is 125
0	B9	1	0	1	1	1	0	0	1		Enable build-in linear gray scale table (POR=Enable)
										Enable Linear	PW1=1,PW2=3,PW3=5
										Gray Scale Table	
											PW61=121,PW62=123,PW63=125
	BB ~ BD		0	1	1	1	$X_2$	X <sub>1</sub>	$X_0$		011b for Color A, 100b for Color B, 101b for Color C
0	A[7:0]	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	VPA, VPB, VPC level	
											00111111 0.83*Vref
								*		setting for Color A,B,C	
											1xxxxxxx connects to VCOMH (POR)
0	BE	1	0	1	1	1	1	1	0		A[6:0] 0000000 0.43*Vref
0	A[6:0]	*	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Set VCOMH	0111111 0.83*Vref (POR)
											1111111 1.0*Vref
0	E3	1	1	1	0	0	0	1	1	NOP	Command for No Operation

**Table 5: Configuration Command** 



**9.2 Graphic Acceleration Command Set Table**(To write commands to command registers, the MCU interface pins are set as: D/C = 0, R/W(WR#)=0, E(RD#)=1)

D/C	Hex	D7	D6		-	D3		D1	D0	Command	Description
0	21	0	0	1	0	0	0	0	1	201111111111111111111111111111111111111	Al6:01 : Column Address of Start
Ö	A[6:0]	*	$A_6$	A <sub>5</sub>	Ä <sub>4</sub>	$A_3$	$A_2$	Ă <sub>1</sub>	$A_0$		B[5:0] : Row Address of Start
0	B[5:0]	*	*	B <sub>5</sub>	B₄	$B_3$	B <sub>2</sub>	B₁	$B_0$		C[6:0] : Column Address of End
0	C[6:0]	*	$C_6$	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	$C_2$	C <sub>1</sub>	C <sub>0</sub>	Draw Line	D[5:0] : Row Address of End
Ö	D[5:0]	*	*	$D_5$	D₄	$D_3$	$D_2$	D <sub>1</sub>	$D_0$		E[5:1] : Color C of the line
0	E[5:1]	*	*	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	*		F[5:0] : Color B of the line
0	F[5:0]	*	*	$F_5$	F <sub>4</sub>	$F_3$	$F_2$	F <sub>1</sub>	$F_0$		G[5:1]: Color A of the line
0	G[5:1]	*	*	G <sub>5</sub>	G <sub>4</sub>	G₃	$G_2$	G₁	*		1, 1
0	22	0	0	1	0	0	0	1	0		A[6:0] : Column Address of Start
0	A[6:0]	*	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$		B[5:0] : Row Address of Start
0	B[5:0]	*	*	B <sub>5</sub>	$B_4$	$B_3$	$B_2$	B <sub>1</sub>	$B_0$		C[6:0] : Column Address of End
0	C[6:0]	*	$C_6$	$C_5$	C <sub>4</sub>	$C_3$	$C_2$	$C_1$	$C_0$		D[5:0] : Row Address of End
0	D[5:0]	*	*	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$		E[5:1] : Color C of the line
0	E[5:1]	*	*	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	*	Drawing Rectangle	F[5:0] : Color B of the line
0	F[5:0]	*	*	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	$F_2$	F <sub>1</sub>	$F_0$		G[5:1]: Color A of the line
0	G[5:1]	*	*	$G_5$	G <sub>4</sub>	G₃	$G_2$	G₁	*		H[5:1]: Color C of the fill area
0	H[5:1]	*	*	H <sub>5</sub>	H₄	H <sub>3</sub>	$H_2$	H <sub>1</sub>	*		I[5:0]: Color B of the fill area
0	I[5:0]	*	*	I <sub>5</sub>	$I_4$	l <sub>3</sub>	l <sub>2</sub>	$I_1$	10		J[5:1]: Color A of the fill area
0	J[5:1]	*	*	$J_5$	$J_4$	$J_3$	$J_2$	$J_1$	*		
0	23	0	0	1	0	0	0	1	1		A[6:0] : Column Address of Start
0	A[6:0]	*	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$		B[5:0] : Row Address of Start
0	B[5:0]	*	*	B <sub>5</sub>	$B_4$	$B_3$	$B_2$	B <sub>1</sub>	$B_0$		C[6:0] : Column Address of End
0	C[6:0]	*	$C_6$	$C_5$	C <sub>4</sub>	$C_3$	$C_2$	$C_1$	$C_0$	Сору	D[5:0] : Row Address of End
0	D[5:0]	*	*	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$		E[6:0] : Column Address of New Start
0	E[6:0]	*	$E_6$	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	$E_2$	E <sub>1</sub>	E <sub>0</sub>		F[5:0] : Row Address of New Start
0	F[5:0]	*	*	$F_5$	F <sub>4</sub>	$F_3$	$F_2$	$F_1$	F <sub>0</sub>		
0	24	0	0	1	0	0	1	0	0		A[6:0] : Column Address of Start
0	A[6:0]	*	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$		B[5:0] : Row Address of Start
0	B[5:0]	*	*	$B_5$	$B_4$	$B_3$	$B_2$	B <sub>1</sub>	$B_0$		C[6:0] : Column Address of End
0	C[6:0]	*	$C_6$	$C_5$	C <sub>4</sub>	C <sub>3</sub>	$C_2$	$C_1$	$C_0$		D[5:0] : Row Address of End
0	D[5:0]	*	*	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	Dim Window	The effect of dim window:
										X	GS15~GS0 no change
											GS19~GS16 become GS4
											GS23~GS20 become GS5
			4								GS63~GS60 become GS15
0	25	0	0	1	0	0	1	0	1		A[6:0] : Column Address of Start
0	A[6:0]	*	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	A <sub>1</sub>	$A_0$		B[5:0] : Row Address of Start
0	B[5:0]	*	*	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	Clear Window	C[6:0] : Column Address of End
0	C[6:0]	*	$C_6$	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	$C_2$	C <sub>1</sub>	$C_0$		D[5:0] : Row Address of End
0	D[5:0]		*	D <sub>5</sub>	$D_4$	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	$D_0$		
0	26	0	0	1	0	0	1	1	0		A0 0 : Disable Fill for Draw Rectangle Command (POR)
0	A[4:0]	*	*	*	$A_4$	0	0	0	$A_0$		1 : Enable Fill for Draw Rectangle Command
										Fill Enable / Disable	A[3:1] 000: Reserved values
											A4 0 : Disable reverse copy (POR)
											<ol> <li>Enable reverse during copy command.</li> </ol>

**Table 6: Graphic Acceleration Command Set Table** 



#### 9.3 Read Command Table

(D/C=0, R/W (WR#)=1, E (RD#)=1 for 6800 or E (RD#)=0 for 8080)

Bit Pattern	Command	Description
D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Status Register Read *	D <sub>7</sub> : "1" for Command lock
		D <sub>6</sub> : "1" for display OFF / "0" for display ON
		D <sub>5</sub> : Reserve
		D <sub>4</sub> : Reserve
		D <sub>3</sub> : Reserve
		D <sub>2</sub> : Reserve
		D <sub>1</sub> : Reserve
		D <sub>0</sub> : Reserve

**Table 7: Read Command Table** 

Note:

# 10. REFERENCE APPLICATION CIRCUIT




Figure 6: Reference Application Circuit (using internal DC/DC voltage converter)

<sup>1.</sup>Remark "\*" stands for "Don't Care"

<sup>2.</sup>Patterns other than that given in Command Table are prohibited to enter to the chip as a command; otherwise, unexpected result will occur.



#### Notes:

• MPU interface: 8-bit 6800-series/8080-series parallel interface or Serial interface. It is pin selectable by BS1 and BS2.

	6800-series parallel interface	8080-series parallel interface	Serial interface
BS1	0	1	0
BS2	1	1	0

- L1, D1, Q1 and C4 should be grouped closed together on PCB layout
- R2, R3, C5 and C6 should be grouped closed together on PCB layout
- The VCC output voltage level is adjusted by R2 and R3, the formula is: VCC = 1.2 x (R2+R3)/R3

The value of (R2+R3) should be between 500k to 1M ohm.

Below table is the component list for the application circuit.

Item	Description
SSD1332	OLED Driver IC (Solomon)
Q1	MOSFET - N-FET with low R <sub>DS</sub> (on) and low Vth voltage, eg,
	MGSF1N02Lt1 (On Semi)
L1	Inductor – 22µH, 2A
D1	Schottky diode – 2A, 25V, eg, 1N5822
Ref	Resistor – 1%, 1/2W (see remark)
R1	Resistor – $1.2\Omega$ , 1%, 1/2W
R2, R3	Resistor – 1%, 1/10W
C1~C2	Capacitor – 1μF~2.2μF, 16V
C3	Capacitor $-0.1 \sim 1 \mu F$ , 16V
C4	Capacitor – $1 \sim 10 \mu F$ , $16V$
C5	Capacitor – 1μF, 16V
C6	Capacitor – 10nF, 16V
C7	Capacitor – 15nF, 16V
C8	Capacitor – 22μF, 25V, Low ESR
С9	Capacitor – 1μF, 16V

Table 8: Component list for the internal DC-DC voltage converter application






Figure 7: Reference Application Circuit (using external DC/DC voltage converter)

#### Notes:

 MPU interface: 8-bit 6800-series/8080-series parallel interface or Serial interface. It is pin selectable by BS1 and BS2.

	6800-series parallel interface	8080-series parallel interface	Serial interface
BS1	0	1	0
BS2	1	1	0

- U1: LT1615 DC/DC Converter
- LT1615CE can be connected to MCU or VDD for alternative solution.
- $VCC = 1.23 \times (R1 + R2)/R2$



Below table is the component list for the application circuit.

Item	Description
SSD1332	OLED Driver IC (Solomon)
U1	DC/DC Converter – LT1615 Step-up( <i>Linear</i> )
L1	Inductor – 10μH, 2A
D1	Schottky Diode – 20V, 1A, eg. MBRS120T3
R1	Resistor – $1M\Omega$ , $1\%$ , $1/4W$
R2	Resistor – $150$ k $\Omega$ , 1%, 1/4W
Ref	Resistor – 910k $\Omega$ , 1% (see remark)
C1,C6	Capacitor – 4.7μF, 6.3V, Low ESR
C2,C3	Capacitor – 4.7μF, 16V, Low ESR
C4	Capacitor – 0.1μF, 16V, Low ESR
C5	Capacitor – 1μF ~2.2μF, 16V, Low ESR

Table 9: Component list for the external DC-DC voltage converter application circuit

#### Remark:

Ref = (Voltage at IREF pin – VSS)/ $I_{REF}$ ; Voltage at  $I_{REF}$  pin = VCC - VDD For example, VDD = 3.0V, VCC = 12V,  $I_{REF}$  = 10 $\mu$ A Ref = (12-3)/10<sup>-6</sup> = about 910k $\Omega$ 



## 11. QUALITY SPECIFICATIONS

#### 11.1 Quality guaranty of Zone




Zone A: Active Area Zone B: Viewing Area

Zone C: Appearance or other module organization of Zone B

#### **11.2 Inspection Condition**

Temperature: 20~30°C Humidity: 40~70%RH Pressure: 86~106kPa

Functional and Appearance tests shall be performed when the module is turned ON and OFF respectively, allowing a distance of 30cm or more. The viewing angle for a visual check shall not exceed 45 degrees from the vertical in each direction: forward, backward, right and left (See the sketch below). A sample shall be subject to visual observations under the fluorescent lamp of 40watts.



#### 11.3 AQL

Defect type	Sampling procedures	AQL
Major	MIL-STD-105D Inspection level I normal inspection single sample inspection	0.65
Minor	MIL-STD-105D Inspection level I normal inspection single sample inspection	1.5

#### \*Major defect

A major defect refers to the defect, which is considered to substantial degradation to the usability for product application.


#### \*Minor defect

A minor defect refers to the defect, which is not considered to be substantial degradation for product application, or the defect, which deviate from the existing standards, and it is almost unrelated to the effective use of the product or its operation.



### 11.4 Inspection standards

The size of foreign object or black spot shall be defined as follows



D (mm) = (a + b) / 2 [When changing square, length of a side]

#### 1) Major

Zone	Item	Judgment
	Non display	No non display is allowed
A. B	Irregular operating	No irregular operation is allowed
(turn on)	Short	No shorts are allowed
(turii oii)	Onon	Any segments or common patterns
	Open	that don't active are rejectable

#### 2) Minor

#### 2-1) Alien substance, Blemish

Zone	D size (mm)	Judgment
	D ≤ 0.10	Pass
A.B	0.10 < D ≤ 0.15	2
(turn on)	0.15 < D ≤ 0.20	1
	0.20 < D	0

#### 2-2) Scratch on Polarizer

Zone	Width (W, mm)	Length (L, mm)	Judgment
	W≤0.03	Pass	Pass
	0.03 <w≤0.05< td=""><td>L≤2.0</td><td>Pass</td></w≤0.05<>	L≤2.0	Pass
A.B		L>2.0	1
(turn on)	0.05 <w≤0.08< td=""><td>L&gt;1.0</td><td>1</td></w≤0.08<>	L>1.0	1
		L≤1.0	Pass
	0.08 <w< td=""><td>(*)</td><td>(*)</td></w<>	(*)	(*)

#### 2-3) Polarizer Bubble

Zone	D size (diameter, mm)	Judgment
	D ≤ 0.20	PASS
A.B	0.20 < D ≤ 0.50	3
(turn on)	0.50 < D ≤ 0.80	2
<b> </b> `	0.80 < D	FAIL

### 2-4) White/Dark Spot(Spot/Line type)


Zone	D size (mm)	Judgment
	D ≤ 0.15	PASS
A.B	0.15 < D ≤ 0.20	3
(turn on)	0.20 < D ≤ 0.30	2
	0.30 < D	FAIL

Zone	Width (W, mm)	Length (L, mm)	Judgment
	0.03 <w 0.04<="" td="" ≤=""><td>10<l< td=""><td>5</td></l<></td></w>	10 <l< td=""><td>5</td></l<>	5
A.B	0.04 <w 0.06<="" td="" ≤=""><td>5.0<l 10<="" td="" ≤=""><td>3</td></l></td></w>	5.0 <l 10<="" td="" ≤=""><td>3</td></l>	3
(turn on)	0.06 <w 0.07<="" td="" ≤=""><td>1.0<l 5.0<="" td="" ≤=""><td>2</td></l></td></w>	1.0 <l 5.0<="" td="" ≤=""><td>2</td></l>	2
	0.07 <w 0.09<="" td="" ≤=""><td>L ≤ 1.0</td><td>1</td></w>	L ≤ 1.0	1




### 3) CRACKS

### ①General crack(unit : mm)




a ≤ 1/6 panel length		
b ≤ 1		
c≤t		


### ②Corner crack(unit :mm)



a ≤ 2.5	NO EVROCURE ANIV
b ≤ 2.5	NO EXPOSURE ANY
c ≤ t	CONDUCTIVE MATERAL




a ≤ 0.7	NO EXPOSURE ANY
b ≤ 0.7	CONDUCTIVE MATERAL
c < t	CONDUCTIVE MATERAL



a ≤ 1.3	a ' ≤ a
b ≤ 1.3	b ' ≤ b
c ≤ t	




### ③Electrode pad crack (unit : mm )




a ≤ 1/6 panel length	
b ≤ 1/6 pad length	
c ≤ t	

#### ④Glass chip remain (unit : mm)



a ≤ 1/6 panel length	
b ≤ 1/10 pad length	
c ≤ t	

### ⑤Future crack (unit: mm)



NO TOLERATION ANY PROGRESSING CRACK



### 11.5 Reliability test condition

Operating life time(30% ON, 50cd/ m<sub>2</sub>): Longer than 10,000 hours Reliability characteristics shall meet following requirements

No.	ITEM	CONDITION	TEST TIME	CRITERION
1	High Humidity Storage	60±2°C,95±5%RH	96 Hrs	
2	High Humidity Operation	60±2°C,95±5%RH	96 Hrs	Brightness: over 50% of initial
3	High Temperature Storage	<b>80±2</b> ℃	96 Hrs	value
4	High Temperature Operation	<b>60±2</b> ℃	96 Hrs	Color coordination: within
5	Low Temperature Storage	-30±2°C	96 Hrs	±0.05 of initial value
6	Low Temperature Operation	-20±2°C	96Hrs	
7	Thermal shock	-30°C (30min) →80°C (30min) 5Cycles, Transient time = 10 min (Turn off) -30°C (30min) → 80°C (30min) 5 Cycles Transient time = 10 min (Turn on)		Appearance or E/T inspection: follows working specification
8	Vibration test (Packaging state)  1. Operating time: 2hrs exposure in each direction (X, Y, Z) 2. Frequency (1min): 10 to 55Hz 3. Amplitude: 2mm		There isn't crack and broken on soldering part	
9	Drop test (Packaging state)	<ul><li>1.Direction: 1 corner, 3 edges, 6 faces, drop once for each direction</li><li>2. 3 times height 1.8m or 5 times height 1.5m from concrete surface</li></ul>		There isn't crack and broken on
10	ESD	150Pf, 330 ,±8kV 10times, air discharge		After testing, cosmetic and electrical defects should not happen. Total current consumption should be double of initial value





Lite Array reserves the right to make changes without further notice to any products described herein. Unless specifically agreed to by Lite Array in writing in a particular instance, Lite Array makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose, nor does Lite Array assume any liability arising out of the application or use of any product or circuit, and different applications. All operating parameters, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Unless specifically agreed to by Lite Array in writing in a particular instance, Lite Array does not convey any license under its patent rights nor the rights of others. Lite Array products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Lite Array products could create a situation where personal injury or death may occur. Should Buyer purchase or use Lite Array products for any such unintended or unauthorized application, Buyer shall indemnify and hold Lite Array and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Lite Array was negligent regarding the design or manufacture of the part. The purchase of a Lite Array product by a buyer shall, for such product, be deemed an acceptance by the buyer of the terms set forth above.