

HITACHI
55HK6T64U
55293DLB
MB100
SERVICE MANUAL

Table of Contents

1. INTRODUCTION	2
2. TUNER	2
A. SI2157 Terrestrial and Cable TV Tuner	2
B. M88TS2022 Satellite Tuner	5
3. AUDIO AMPLIFIER STAGES	6
A. MAIN AMPLIFIER (TAS5719)	6
B. HEAD-PHONE AMPLIFIER STAGE	10
C. SUBWOOFER AMPLIFIER STAGE	11
4. POWER STAGE	16
5. MICROCONTROLLER (MSTAR MSD95C0H)	30
6. VIDEO BACK-END PROCESSOR (MSTAR)	37
7. 1Gb DDR3 SDRAM	41
8. 2Gb DDR3 SDRAM	42
9. 32Gbit (4G x 8 bit) NAND Flash Memory	43
10. 16M-BIT [16M x 1] CMOS SERIAL FLASH EEPROM	45
11. Demodulator Stage	49
12. LNB supply and control IC	53
13. Troubleshooting	54
A. No Backlight Problem	54
D. CI Module Problem	56
E. Staying in Stand-by Mode	58
F. IR Problem	58
G. Keypad Touchpad Problems	59
H. USB Problems	59
i. No Sound Problem	60
J. Standby On/Off Problem	61
K. No Signal Problem	61
14. General Block Diagram	63
15. PLACEMENT OF BLOCKS	64

1. INTRODUCTION

17MB100 main board is driven by MStar SOC. This IC is a single chip iDTV solution that supports channel decoding, MPEG decoding, and media-center functionality enabled by a high performance AV CODEC and CPU. This IC also supports 4K2K (UHD).

Key features includes,

- Combo Front-End Demodulator
- A multi standart A/V format decoder
- The MACEpro video processor
- Home theatre sound processor
- Internet and Variety of Connectivity Support
- Dual-stream decoder for 3D contents
- Multi-purpose CPU for OS and multimedia
- Peripheral and power management

Supported peripherals are:

- 1 RF input VHF I, VHF III, UHF
- 1 Satellite input
- 1 Side AV (CVBS, R/L_Audio)
- 1 Side SCART socket(Common)
- 1 YPbPr (Common)
- 1 Side S-Video(Common)
- 1 PC input(Common)
- 4 HDMI input(Common)
- 1 Common interface(Common)
- 1 Optic S/PDIF output(Common)
- 1 Stereo audio input for PC(Common)
- 1 Subwoofer output(Common)
- 1 Headphone(Common)
- 2x USB3.0 and 1xUSB2.0(Common)
- 1 Ethernet-RJ45 (Common)
- 1 External Touchpad(Common)
- Internal Wi-Fi and BT

2. TUNER

A. **SI2157 TERRESTRIAL AND CABLE TV TUNER**

Description

The Si2157 is Silicon Labs' fifth-generation hybrid TV tuner supporting all worldwide terrestrial and cable TV standards. Requiring no external balun, SAW filters, wirewound inductors or LNAs, the Si2157 offers the lowest-cost BOM for a hybrid TV tuner. Also included are an integrated power-on reset circuit and an option for single power supply operation. As with prior-generation Silicon Labs TV tuners, the Si2157 maintains very high linearity and low noise to deliver superior picture quality and a higher number of received stations when compared to other silicon tuners and discrete MOPLL-based tuners. The Si2157 also incorporates a harmonic-rejection mixer to deliver excellent Wi-Fi and LTE immunity. For the best performance with next-generation digital TV standards such as DVB-T2/C2, the Si2157 delivers industry-leading phase noise performance.

Features

- Worldwide hybrid TV tuner
 - o Analog TV: NTSC, PAL/SECAM
 - o Digital TV: ATSC/QAM, DVBT2/T/C2/C, ISDB-T/C, DTMB
 - o 42-1002 MHz frequency range
- Industry-leading margin to A/74,
- NorDig, DTG, ARIB, EN55020,
- OpenCable™
- Lowest BOM for a hybrid TV tuner
 - o No balun at RF input
 - o Integrated tracking filters requiring no external inductors or SAW filters
 - o Increased ESD protection on 6 pins
- Best-in-class real-world reception
 - o Exceeds MOPLL-based tuners
 - o Lowest phase noise
 - o High Wi-Fi and LTE immunity
- Low power consumption
 - o 3.3 V and 1.8 V power supplies
 - o 3.3 V single-supply option
- Integrated power-on reset circuit
- Single or separate output pins for ALIF/DLIF connection to SoC
- Standard CMOS process
- 4 x 4 mm, 28-pin QFN package
- RoHS compliant




Figure: Si2157 Pin description

Pin Number(s)	Name	I/O	Description
1*	GPIO1	I/O	General purpose input/output #1
2*	GPIO2	I/O	General purpose input/output #2
3*	AGC2	I	ALIF/DLIF output amplitude control input #2 (optional)
4	SCL	I	I ² C clock input
5	SDA	I/O	I ² C data input/output
6	VDD_IO	S	I/O supply voltage, 3.3 V
7	GND	S	Ground. Connect GND pins to GND_PAD.
8	VDD_D	S	Digital supply voltage, 1.8 V
9*	DLIF_N	O	DLIF differential output to DTV demodulator (negative)
10	VDD_H	S	Analog high supply voltage, 3.3 V
11*	DLIF_P	O	DLIF differential output to DTV demodulator (positive)
12*	ALIF_N	O	ALIF differential output to SoC or ATV demodulator (negative)
13*	ALIF_P	O	ALIF differential output to SoC or ATV demodulator (positive)
14	VDD_L	S	Analog low supply voltage, 1.8 V
15*	LDO_ADJ	O	Control output for external PNP transistor used for single-supply operation
16*	XOUT	O	Output reference clock to secondary tuner or receiver
17	XTAL_I	I	Crystal pin 1 (or RCLK input driven by XOUT of another tuner or receiver)
18*	XTAL_O	O	Crystal pin 2 (leave floating if XTAL_I is driven by XOUT of another tuner or receiver)
19	GND	S	Ground. Connect GND pins to GND_PAD.
20	VDD_H	S	Analog high supply voltage, 3.3 V
21	VDD_H	S	Analog high supply voltage, 3.3 V
22	RF_REF	O	RF reference voltage output
23	RF_IP	I	RF input (positive)
24	RF_IN	I	RF input (negative)
25	RF_SHLD	S	RF input shield
26	ADDR	I	I ² C address select
27*	RSTB	I	Hardware reset (active low)
28*	AGC1	I	ALIF/DLIF output amplitude control input #1 (optional)

***Note:** Pin should be left floating if unused.

Table: Pin Functions

B. M88TS2022 SATELLITE TUNER

Features

- Single-chip tuner
- Compliant with DVB-S2 and ABS-S standards
- Support QPSK, 8PSK and 16APSK
- Direct-conversion from L-band to baseband
- Symbol rate: 1 to 45 Msymbol/s
- Integrated VCOs and PLL, with on-chip inductors, varactors and loop filter
- Integrated baseband filters: 4 MHz to 40 MHz bandwidth
- Integrated RF AGC for optimal performance
- Integrated baseband DC offset cancellation (patent-pending) removes external loop filters
- Excellent immunity to strong adjacent undesired channels
- Integrated clock driver provides auxiliary divided clock output for other devices
- Selectable RF bypass
- Support sleep mode
- 2-wire serial bus with 3.3 V compatible logic levels
- Power supply: +3.3 V
- 28-pin QFN (Quad Flat No-lead) package
- RoHS compliant

Applications

- Digital satellite receiver front-end for DVB-S2 and ABS-S applications

General Description


The M88TS2022 is a single-chip, direct-conversion tuner for digital satellite receiver applications. It offers the industry's most integrated solution to a satellite tuner function, simplifying the front-end designs. The device also provides an RF bypass output for driving a second tuner module.

This device incorporates the following functional blocks on a single chip: an LNA, quadrature down-converting mixers, a low phase noise and fast locking frequency synthesizer with on-chip loop filters, a DC offset cancellation loop with integrated loop filters, self-calibrated programmable baseband channel filters, an integrated RF AGC loop, and crystal oscillators with an integrated auxiliary clock output.

As a result of integrating all these blocks, the M88TS2022 has the least number of pins compared with other conventional solutions, and requires the least external components. In typical applications, the M88TS2022 requires only one crystal, one bypass capacitor, one matching network, and a few external resistors. The device also has the industry's smallest latency, as it uses a fast locking PLL and a fast settling DC offset cancellation architecture.

The M88TS2022 can be configured via a 2-wire serial bus. The chip is available in a 28-pin QFN package.

Pin Assignment



Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit	Notes
VDDA	Analog power supply	-0.6	5	V	
VDD_DIG	Digital power supply	-0.6	5	V	
V _{2-wire}	Voltage on 2-wire bus pins	-0.6	5	V	
V _{IN}	Voltage on other input pins	-0.6	2.5	V	
V _{OUT}	Output voltage	-0.6	VDDA + 0.5	V	
T _{STG}	Storage temperature	-55	150	°C	
T _{OP}	Operating ambient temperature	0	70	°C	
Note: Stresses above the Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended period may affect device reliability.					

Recommended Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit	Notes
VDDA, VDD_DIG	Analog power supply	3.0	3.3	3.6	V	With respect to VSS
T _{OP}	Operating ambient temperature	0		70	°C	
Note: Device functionality is not guaranteed at any conditions beyond the recommended operating conditions.						

3. AUDIO AMPLIFIER STAGES

A. MAIN AMPLIFIER (TAS5719)

General Description

The TAS5717/TAS5719 is a 10-W/15-W, efficient, digital audio-power amplifier for driving stereo bridge-tied speakers. One serial data input allows processing of up to two discrete audio channels and seamless integration to most digital audio processors and MPEG decoders. The device accepts a wide of input data and data rates. A fully programmable data path routes these channels to the internal speaker drivers.

The TAS5717/9 is a slave-only device receiving all clocks from external sources. The TAS5717/TAS5719 operates with a PWM carrier between a 384-kHz switching rate and a 352-KHz switching rate, depending on the input sample rate. Oversampling combined with a fourth-order noise shaper provides a flat noise floor and excellent dynamic range from 20 Hz to 20 kHz.

Features

- Audio Input/Output
 - TAS5717 Supports 2×10 W and TAS5719 Supports 2×15 W Output
 - Wide PVDD Range, From 4.5 V to 26 V
 - Efficient Class-D Operation Eliminates Need for Heatsinks
 - Requires Only 3.3 V and PVDD
 - One Serial Audio Input (Two Audio Channels)
 - I2C Address Selection via PIN (Chip Select)
 - Supports 8-kHz to 48-kHz Sample Rate (LJ/RJ/I2S)
 - External Headphone-Amplifier Shutdown Signal
 - Integrated CAP-Free Headphone Amplifier
 - Stereo Headphone (Stereo 2-V RMS Line Driver) Outputs
- Audio/PWM Processing
 - Independent Channel Volume Controls With 24-dB to Mute
 - Programmable Two-Band Dynamic Range Control
 - 14 Programmable Biquads for Speaker EQ
 - Programmable Coefficients for DRC Filters
 - DC Blocking Filters
 - 0.125-dB Fine Volume Support
- General Features
 - Serial Control Interface Operational Without MCLK
 - Factory-Trimmed Internal Oscillator for Automatic Rate Detection
 - Surface Mount, 48-Pin, 7-mm × 7-mm HTQFP Package
 - AD, BD, and Ternary PWM-Mode Support
 - Thermal and Short-Circuit Protection
- Benefits
 - EQ: Speaker Equalization Improves Audio Performance
 - DRC: Dynamic Range Compression. Can Be Used As Power Limiter. Enables Speaker Protection, Easy Listening, Night-Mode Listening
 - DirectPath Technology: Eliminates Bulky DC Blocking Capacitors
 - Stereo Headphone/Stereo Line Drivers: Adjust Gain via External Resistors, Dedicated Active Headphone Mute Pin, High Signal-to-Noise Ratio
 - Two-Band DRC: Set Two Different Thresholds for Low- and High-Frequency Content

Pin descriptions and functions:




Figure: TAS5719 Pin descriptions

PIN		TYPE ⁽¹⁾	5-V TOLERANT	TERMINATION ⁽²⁾	DESCRIPTION
NAME	NO.				
AGND	30	P			Analog ground for power stage
A_SEL	14	DIO			This pin is monitored on the rising edge of $\overline{\text{RESET}}$. A value of 0 makes the I ² C dev address 0x54, and a value of 1 makes it 0x56.
AVDD	13	P			3.3-V analog power supply
AVSS	9	P			Analog 3.3-V supply ground
BST_A	45	P			High-side bootstrap supply for half-bridge A
BST_B	41	P			High-side bootstrap supply for half-bridge B
BST_C	40	P			High-side bootstrap supply for half-bridge C
BST_D	36	P			High-side bootstrap supply for half-bridge D
CPN	6	IO			Charge-pump flying-capacitor negative connection
CPP	7	IO			Charge-pump flying-capacitor positive connection
DVDD	27	P			3.3-V digital power supply
DVSS	28	P			Digital ground
DVSSO	17	P			Oscillator ground
GND	29	P			Analog ground for power stage

PIN		TYPE ⁽¹⁾	5-V TOLERANT	TERMINATION ⁽²⁾	DESCRIPTION
NAME	NO.				
GVDD_OUT	34	P			Gate drive internal regulator output
HPL_IN	1	AI			Headphone left IN (single-ended, analog IN)
HPL_OUT	2	AO			Headphone left OUT (single-ended, analog OUT)
HP_PWML	48	DO			PWM left-channel headphone out
HP_PWMR	47	DO			PWM right-channel headphone out
HPR_IN	4	AI			Headphone right IN (single-ended, analog IN)
HPR_OUT	3	AO			Headphone right OUT (single-ended, analog OUT)
HP_S $\overline{\text{D}}$	33	AI			Headphone shutdown (active-low)
HPVDD	8	P			Headphone supply
HPVSS	5	P			Headphone ground
LRCLK	20	DI	5-V	Pulldown	Input serial audio data left/right clock (sample rate clock)
MCLK	15	DI	5-V	Pulldown	Master clock input
OSC_RES	16	AO			Oscillator trim resistor. Connect an 18-k Ω 1% resistor to DVSSO.
OUT_A	44	O			Output, half-bridge A
OUT_B	42	O			Output, half-bridge B
OUT_C	39	O			Output, half-bridge C
OUT_D	37	O			Output, half-bridge D
P $\overline{\text{DN}}$	19	DI	5-V	Pullup	Power down, active-low. P $\overline{\text{DN}}$ prepares the device for loss of power supplies by shutting down the noise shaper and initiating the PWM stop sequence.
PGND_AB	43	P			Power ground for half-bridges A and B
PGND_CD	38	P			Power ground for half-bridges C and D
PLL_FLTM	10	AO			PLL negative loop-filter terminal
PLL_FLTP	11	AO			PLL positive loop-filter terminal
PVDD_AB	46	P			Power-supply input for half-bridge output A
PVDD_CD	35	P			Power-supply input for half-bridge output C
R $\overline{\text{ESET}}$	25	DI	5-V	Pullup	Reset, active-low. A system reset is generated by applying a logic low to this pin. R $\overline{\text{ESET}}$ is an asynchronous control signal that restores the DAP to its default conditions, and places the PWM in the hard-mute (high-impedance) state.
SCL	24	DI	5-V		I ² C serial control clock input
SCLK	21	DI	5-V	Pulldown	Serial audio data clock (shift clock). SCLK is the serial audio port input data bit clock.
SDA	23	DIO	5-V		I ² C serial control data interface input/output
SDIN	22	DI	5-V	Pulldown	Serial audio data input. SDIN supports three discrete (stereo) data formats.
SSTIMER	32	AI			Controls ramp time of OUT_X to minimize pop. Leave this pin floating for BD mode. Requires capacitor of 2.2 nF to GND in AD mode. The capacitor determines the ramp time.
STEST	26	DI			Factory test pin. Connect directly to DVSS.
VR_ANA	12	P			Internally regulated 1.8-V analog supply voltage. This pin must not be used to power external devices.
VR_DIG	18	P			Internally regulated 1.8-V digital supply voltage. This pin must not be used to power external devices.
VREG	31	P			Digital regulator output. Not to be used for powering external circuitry.

Table: TAS5719 Pin Functions

			MIN	NOM	MAX	UNIT
	Digital/analog supply voltage	DVDD, AVDD	3	3.3	3.6	V
	Half-bridge supply voltage	PVDD_X	4.5			V
V _{IH}	High-level input voltage	5-V tolerant	2			V
V _{IL}	Low-level input voltage	5-V tolerant			0.8	V
T _A	Operating ambient temperature range		0		85	°C
T _J ⁽¹⁾	Operating junction temperature range		0		125	°C
R _L (BTL)	Load impedance	Output filter: L = 15 μH, C = 680 nF	4	8		Ω
L _O (BTL)	Output-filter inductance	Minimum output inductance under short-circuit condition	4.7			μH

(1) Continuous operation above the recommended junction temperature may result in reduced reliability and/or lifetime of the device.

Table: Recommended Operating Conditions

B. HEAD-PHONE AMPLIFIER STAGE

Head-phone is a SoC (single on chip) configuration in mainboard, Design scheme is shown in figure 3.




Figure: Head-phone

C. SUBWOOFER AMPLIFIER STAGE

PREAMPLIFIER (DRV632)

Description

The DRV632 is a 2-VRMS pop-free stereo line driver designed to allow the removal of the output dc-blocking capacitors for reduced component count and cost. The device is ideal for single-supply electronics where size and cost are critical design parameters.

Designed using TI's patented DirectPath™ technology, The DRV632 is capable of driving 2 VRMS into a 10-kΩ load with 3.3-V supply voltage. The device has differential inputs and uses external gain-setting resistors to support a gain range of ± 1 V/V to ± 10 V/V, and gain can be configured individually for each channel. Line outputs have ± 8 -kV IEC ESD protection, requiring just a simple resistor-capacitor ESD protection circuit. The DRV632 has built-in active-mute control for pop-free audio on/off control. The DRV632 has an external undervoltage detector that mutes the output when the power supply is removed, ensuring a pop-free shutdown.

Using the DRV632 in audio products can reduce component count considerably compared to traditional methods of generating a 2-VRMS output. The DRV632 does not require a power supply greater than 3.3 V to generate its 5.6-Vpp output, nor does it require a split-rail power supply. The DRV632 integrates its own charge pump to generate a negative supply rail that provides a clean, pop-free ground-biased 2-VRMS output.

The DRV632 is available in a 14-pin TSSOP.

Features

- Stereo DirectPath™ Audio Line Driver
 - 2 Vrms Into 10 kΩ With 3.3-V Supply
- Low THD+N < 0.01% at 2 Vrms Into 10 kΩ
- High SNR, >90 dB
- 600-Ω Output Load Compliant
- Differential Input and Single-Ended Output
- Adjustable Gain by External Gain-Setting Resistors
- Low DC Offset, <1 mV
- Ground-Referenced Outputs Eliminate DC-Blocking Capacitors
 - Reduce Board Area
 - Reduce Component Cost
 - Improve THD+N Performance
 - No Degradation of Low-Frequency Response Due to Output Capacitors
- Short-Circuit Protection
- Click- and Pop-Reduction Circuitry
- External Undervoltage Mute
- Active Mute Control for Pop-Free Audio On/Off Control
- Space-Saving TSSOP Package




Figure: PW package

PIN		I/O ⁽¹⁾	DESCRIPTION
NAME	NO.		
CN	7	I/O	Charge-pump flying capacitor negative connection
CP	8	I/O	Charge-pump flying capacitor positive connection
GND	4, 10	P	Ground
-INL	13	I	Left-channel OPAMP negative input
+INL	14	I	Left-channel OPAMP positive input
-INR	2	I	Right-channel OPAMP negative input
+INR	1	I	Right-channel OPAMP positive input
Mute	5	I	Mute, active-low
OUTL	12	O	Left-channel OPAMP output
OUTR	3	O	Right-channel OPAMP output
UVP	11	I	Undervoltage protection; connect to PVDD with a 10-kΩ resistor if function is unused.
VDD	9	P	Positive supply
VSS	6	P	Supply voltage

(1) I = input, O = output, P = power

Table: Pin functions

			MIN	NOM	MAX	UNIT
VDD	Supply voltage	DC supply voltage	3	3.3	3.6	V
R _L	Load impedance		0.6	10		kΩ
V _{IL}	Low-level input voltage	Mute		40		% of VDD
V _{IH}	High-level input voltage	Mute		60		% of VDD
T _A	Operating free-air temperature		-40	25	85	°C

Table: Recommended operating conditions

SUB WOOFER MAIN AMPLIFIER (TAS5727)

Description

The TAS5727 is a 25-W, efficient, digital-audio power amplifier for driving stereo bridge-tied speakers. One serial data input allows processing of up to two discrete audio processors and MPEG decoders. The device accepts a wide range of input data and data rates. A fully programmable data path routes these channels to the internal speaker drivers.

The TAS5727 is a slave-only device receiving all clocks from external sources. The TAS5727 operates with a PWM carrier between a 384-kHz switching rate and a 288-kHz switching rate, depending on the input sample rate. Oversampling combined with a fourth-order noise shaper provides a flat noise floor and excellent dynamic range from 20 Hz to 20 KHz.

Features

- Audio Input/Output
 - o 25 W Into an 8- Ω Load From a 20-V Supply
 - o Wide PVDD Range, From 8V to 26V
 - o Supports BTL Configuration with 4- Ω Load
 - o Efficient Class-D Operation Eliminates Need for Heatsinks
 - o One serial Audio Input (Two Audio Channels)
 - o I²C Address Selection Pin (Chip Select)
 - o Single Output Filter PBTL Support
 - o Supports 441-kHz to 48-kHz Sample Rate (LJ/RJ/I²S)
- Audio/PWM Processing
 - o Independent Channel Volume Control With Gain of 24 dB to Mute With 0.125-dB Resolution Steps
 - o Programmable Two-Band Dynamic-Range Control
 - o 18 Programmable Biquads for Speaker EQ and Other Audio-Processing Features
 - o Programmable Coefficients for DRC Filters
 - o DC Blocking Filters
- General Features
 - o I²C Serial Control Interface Operational Without MCLK
 - o Requires Only 3.3 V and PVDD
 - o No External Oscillator: Internal Oscillator for Automatic Rate Detection
 - o Surface-Mount, 48-Pin HTQFP Package
 - o Thermal and Short-Circuit Protection
 - o 106-dB SNR, A-Weighted
 - o AD, BD, and Ternary Modulation
 - o Up to 90% Efficient
 - o PWM Level Meter to Measure the Digital Power Profile
- Benefits
 - o EQ: Speaker Equalization Improves Audio Performance
 - o Two-Band DRC: Dynamic Range Compression. Can Be Used As Power Limiter. Enables Speaker Protection, Easy Listening, Night-Mode Listening
 - o Autodetect: Automatically Detects Sample-Rate Changes. No need for External Microprocessor Intervention
- Applications:
 - o LCD TV, LED TV, Soundbar

$T_A = 25^\circ$, $PVCC_x = 18\text{ V}$, $DVDD = AVDD = 3.3\text{ V}$, $R_L = 8\ \Omega$, BTL AD mode, $f_s = 48\text{ kHz}$ (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	A_SEL_ $\overline{\text{FAULT}}$ and SDA	I _{OH} = −4 mA DVDD = 3 V	2.4			V
V _{OL}	Low-level output voltage	A_SEL_ $\overline{\text{FAULT}}$ and SDA	I _{OL} = 4 mA DVDD = 3 V			0.5	V
I _{IL}	Low-level input current		V _I < V _{IL} ; DVDD = AVDD = 3.6V			75	μA
I _{IH}	High-level input current		V _I > V _{IH} ; DVDD = AVDD = 3.6V			75 ⁽¹⁾	μA
I _{DD}	3.3 V supply current	3.3 V supply voltage (DVDD, AVDD)	Normal mode		49	68	mA
			Reset ($\overline{\text{RESET}}$ = low, $\overline{\text{PDN}}$ = high)		23	38	
I _{PVDD}	Supply current	No load (PVDD_x)	Normal mode		32	50	mA
			Reset ($\overline{\text{RESET}}$ = low, $\overline{\text{PDN}}$ = high)		3	8	
r _{DS(on)} ⁽²⁾	Drain-to-source resistance, LS	T _J = 25°C, includes metallization resistance			75		mΩ
	Drain-to-source resistance, HS	T _J = 25°C, includes metallization resistance			75		
I/O Protection							
V _{uvp}	Undervoltage protection limit	PVDD falling			7.2		V
V _{uvp,hyst}	Undervoltage protection limit	PVDD rising			7.6		V
OTE ⁽³⁾	Overtemperature error				150		°C
OTE _{HYST} ⁽³⁾	Extra temperature drop required to recover from error				30		°C
I _{OC}	Overcurrent limit protection				4.5		A
I _{OCT}	Overcurrent response time				150		ns
R _{PD}	Internal pulldown resistor at the output of each half-bridge	Connected when drivers are in the high-impedance state to provide bootstrap capacitor charge.			3		kΩ

(1) I_{IH} for the PBTL pin has a maximum limit of 200 μA due to an internal pulldown on the pin.

(2) This does not include bond-wire or pin resistance.

(3) Specified by design

Table: Electrical Characteristics




Figure: PHP Package (Top View)

PIN		TYPE ⁽¹⁾	5-V TOLERANT	TERMINATION ⁽²⁾	DESCRIPTION
NAME	NO.				
AGND	30	P			Local analog ground for power stage
A_SEL_FAULT	14	DIO			This pin is monitored on the rising edge of RESET. A value of 0 (15-k Ω pulldown) sets the I ² C device address to 0x54 and a value of 1 (15-k Ω pullup) sets it to 0x56. this dual-function pin can be programmed to output internal power-stage errors.
AVDD	13	P			3.3-V analog power supply
AVSS	9	P			Analog 3.3-V supply ground
BST_A	4	P			High-side bootstrap supply for half-bridge A
BST_B	43	P			High-side bootstrap supply for half-bridge B
BST_C	42	P			High-side bootstrap supply for half-bridge C
BST_D	33	P			High-side bootstrap supply for half-bridge D
DVDD	27	P			3.3-V digital power supply
DVSS	28	P			Digital ground
DVSSO	17	P			Oscillator ground
GND	29	P			Analog ground for power stage
GVDD_OUT	32	P			Gate drive internal regulator output
LRCLK	20	DI	5-V	Pulldown	Input serial audio data left/right clock (sample-rate clock)
MCLK	15	DI	5-V	Pulldown	Master clock input
NC	5, 7, 40, 41, 44, 45	–			No connect
OSC_RES	16	AO			Oscillator trim resistor. Connect an 18.2-k Ω , 1% resistor to DVSSO.
OUT_A	1	O			Output, half-bridge A
OUT_B	46	O			Output, half-bridge B
OUT_C	39	O			Output, half-bridge C
OUT_D	36	O			Output, half-bridge D
PBTL	8	DI			Low means BTL mode; high means PBTL mode. Information goes directly to power stage.
PDN	19	DI	5-V	Pullup	Power down, active-low. PDN prepares the device for loss of power supplies by shutting down the noise shaper and initiating the PWM stop sequence.
PGND_AB	47, 48	P			Power ground for half-bridges A and B
PGND_CD	37, 38	P			Power ground for half-bridges C and D
PLL_FLTM	10	AO			PLL negative loop-filter terminal
PLL_FLTP	11	AO			PLL positive loop-filter terminal
PVDD_AB	2, 3	P			Power-supply input for half-bridge output A
PVDD_CD	34, 35	P			Power-supply input for half-bridge output D
RESET	25	DI	5-V	Pullup	Reset, active-low. A system reset is generated by applying a logic low to this pin. RESET is an asynchronous control signal that restores the DAP to its default conditions and places the PWM in the hard-mute (high-impedance) state.
SCL	24	DI	5-V		I ² C serial control clock input
SCLK	21	DI	5-V	Pulldown	Serial audio-data clock (shift clock). SCLK is the serial-audio-port input-data bit clock.
SDA	23	DIO	5-V		I ² C serial control data interface input/output
SDIN	22	DI	5-V	Pulldown	Serial audio data input. SDIN supports three discrete (stereo) data formats.
SSTIMER	6	AI			Controls ramp time of OUT_x to minimize pop. Leave this pin floating for BD mode. Requires capacitor of 2.2 nF to GND in AD mode. The capacitor determines the ramp time.
STEST	26	DI			Factory test pin. Connect directly to DVSS.
VR_ANA	12	P			Internally regulated 1.8-V analog supply voltage. This pin must not be used to power external devices.
VR_DIG	18	P			Internally regulated 1.8-V digital supply voltage. This pin must not be used to power external devices.
VREG	31	P			Digital regulator output. Not to be used for powering external circuitry.

Table: Pin Functions

4. POWER STAGE




Figure: Power socket and options

Power socket is used for taking voltages which are 12V, 5V and 24V(VDD_Audio). These voltages are produced in power board. Also socket is used for giving dimming, backlight and standby signals with power board. It is shown in figure 7.




Figure: General illustration of voltage stages on main board

24V(VDD_Audio) goes directly to the audio side, through power socket other incoming voltages from power card are converted several voltages, shown in figure 8.

List of the components are:

- TPS54528
- TPS54328
- TPS54821
- TPS51363
- APL5910
- LM1117

TPS54528

General Description

The TPS54528 is an adaptive on-time D-CAP2 mode synchronous buck converter. The TPS54528 enables system designers to complete the suite of various end-equipment power bus regulators with a cost effective, low component count, low standby current solution. The main control loop for the TPS54528 uses the D-CAP2 mode control that provides a fast transient response with no external compensation components. The adaptive on-time control supports seamless transition between PWM mode at higher load conditions and Eco-mode operation at light loads. Eco-mode allows the TSP54528 to maintain high efficiency during lighter load conditions. The TPS54528 also has a proprietary circuit that enables the device to adopt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 4.5-V to 18-V VIN input. The output voltage can be programmed between 0.76 V and 6 V. The device also features an adjustable soft start time. The TPS54528 is available in the 8-pin DDA package, and designed to operate from -40 C to 85 C.

Features

- D-CAP2 Mode Enables Fast Transient Response
- Low Output ripple and Allows Ceramic Output Capacitor
- Wide VIN Input Voltage Range: 4.5 V to 18 V
- Output Voltage Range: 0.76 V to 6 V
- Highly Efficient Integrated FETs Optimized for Lower Duty Cycle Applications- 65 mOhm (High Side) and 36 mOhm (Low Side)
- High Efficiency, less than 10 mikroAmper at shutdown
- High Initial Bandgap Reference Accuracy
- Adjustable Soft Start
- Pre-Biased Soft Start
- 650-kHz Switching Frequency (f_{SW})
- Cycle By Cycle Over Current Limit
- Auto-Skip Eco-mode for High Efficiency at Light Load

Applications

- Wide Range of Applications for Low Voltage System
- Digital TV Power Supply
- High Definition Blu-ray Disc Players

- Networking Home Terminal
- Digital Set Top Box(STB)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VIN	Input operating voltage	4.5		18	V
T _J	Junction temperature	−40		125	°C

Table: Recommended operating conditions




Figure: Pin Description

PIN		DESCRIPTION
NAME	NO.	
EN	1	Enable input control. EN is active high and must be pulled up to enable the device.
VFB	2	Converter feedback input. Connect to output voltage with feedback resistor divider.
VREG5	3	5.5 V power supply output. A capacitor (typical 1 μ F) should be connected to GND. VREG5 is not active when EN is low.
SS	4	Soft-start control. An external capacitor should be connected to GND.
GND	5	Ground pin. Power ground return for switching circuit. Connect sensitive SS and VFB returns to GND at a single point.
SW	6	Switch node connection between high-side NFET and low-side NFET.
VBST	7	Supply input for the high-side FET gate drive circuit. Connect 0.1 μ F capacitor between VBST and SW pins. An internal diode is connected between VREG5 and VBST.
VIN	8	Input voltage supply pin.
Exposed Thermal Pad	Back side	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND.

Table: Pin functions

TPS54328

General Description

The TPS54328 is an adaptive on-time D-CAP2 mode synchronous buck converter.The TPS54328 enables system designers to complete the suite of various end-equipment power bus regulators with a cost effective, low component count, low standby current solution. The main control loop for the TPS54328 uses the D-CAP2 mode control that provides a fast transient response with no external compensation components. The adaptive on-time control supports seamless transition between PWM mode at higher load conditions and Eco-mode operation at light loads. Eco-mode allows the TSP54328 to maintain high efficiency during lighter load conditions. The TPS54328 also has a proprietary circuit that enables the device to adopt to both low equivalent

series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 4.5-V to 18-V VIN input. The output voltage can be programmed between 0.76 V and 7 V. The device also features an adjustable soft start time. The TPS54328 is available in the 8-pin DDA and 10-pin DRC packages, and is designed to operate over the ambient temperature range of -40C to 85C.

Features

- D-CAP2 Mode Enables Fast Transient Response
- Low Output ripple and Allows Ceramic Output Capacitor
- Wide VIN Input Voltage Range: 4.5 V to 18 V
- Output Voltage Range: 0.76 V to 7 V
- Highly Efficient Integrated FETs Optimized for Lower Duty Cycle Applications- 100 mOhm (High Side) and 70 mOhm (Low Side)
- High Efficiency, less than 10 mikroAmper at shutdown
- High Initial Bandgap Reference Accuracy
- Adjustable Soft Start
- Pre-Biased Soft Start
- 700-kHz Switching Frequency (f_{SW})
- Cycle By Cycle Over Current Limit
- Auto-Skip Eco-mode for High Efficiency at Light Load

Applications


- Wide Range of Applications for Low Voltage System
- Digital TV Power Supply
- High Definition Blu-ray Disc Players
- Networking Home Terminal
- Digital Set Top Box(STB)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VIN	Input operating voltage	4.5		18	V
TJ	Junction temperature	-40		125	°C

Table: Recommended operating conditions

DEVICE INFORMATION



DRC PACKAGE (TOP VIEW)




Figure: Pin Description

Pin #	Name	Description
1	BS	High-Side Gate Drive Boost Input. BS supplies the drive for the high-side N-Channel MOSFET switch. Connect a 0.01 μ F or greater capacitor from SW to BS to power the high side switch.
2	IN	Power Input. IN supplies the power to the IC, as well as the step-down converter switches. Drive IN with a 4.75V to 18V power source. See <i>Input Capacitor</i> .
3	SW	Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load. Note that a capacitor is required from SW to BS to power the high-side switch.
4	GND	Ground (Connect the exposed pad to Pin 4).
5	FB	Feedback Input. FB senses the output voltage and regulates it. Drive FB with a resistive voltage divider connected to it from the output voltage. The feedback threshold is 0.925V. See <i>Setting the Output Voltage</i> .
6	COMP	Compensation Node. COMP is used to compensate the regulation control loop. Connect a series RC network from COMP to GND. In some cases, an additional capacitor from COMP to GND is required. See <i>Compensation Components</i> .
7	EN	Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator; low to turn it off. Attach to IN with a 100k Ω pull up resistor for automatic startup.
8	SS	Soft-Start Control Input. SS controls the soft-start period. Connect a capacitor from SS to GND to set the soft-start period. A 0.1 μ F capacitor sets the soft-start period to 15ms. To disable the soft-start feature, leave SS unconnected.

Table: Pin functions

PIN			DESCRIPTION
NAME	DDA	DRC	
EN	1	1	Enable input control. Active high.
VFB	2	2	Converter feedback input. Connect to output voltage with feedback resistor divider.
VREG5	3	3	5.5 V power supply output. A capacitor (typical 1 μ F) should be connected to GND. VREG5 is not active when EN is low.
SS	4	4	Soft-start control. An external capacitor should be connected to GND.
GND	5		Ground pin. Power ground return for switching circuit. Connect sensitive SS and VFB returns to GND at a single point.
GND		5	Ground pin. Connect sensitive SS and VFB returns to GND at a single point.
SW	6	6, 7	Switch node connection between high-side NFET and low-side NFET.
VBST	7	8	Supply input for the high-side FET gate drive circuit. Connect 0.1 μ F capacitor between VBST and SW pins. An internal diode is connected between VREG5 and VBST.
VIN	8	9, 10	Input voltage supply pin.
Exposed Thermal Pad	Back side		Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND.
Exposed Thermal Pad		Back side	Thermal pad of the package. PGND power ground return of internal low-side FET. Must be soldered to achieve appropriate dissipation.

Table: Pin description

TPS51363

General Description

The TPS51363 is a high-voltage input, synchronous converter with integrated FET, based on D-CAP2™ control topology, which enables fast transient response and supports both POSCAP and all MLCC output capacitors. TI proprietary FET technology combined with TI leading-edge package technology provides the highest density solution for single-output power rail such as VCCIO and VDDQ for DDR notebook memory, or any point-of-load (POL) in wide application. The feature set includes switching frequency of 400 kHz and 800 kHz. Programmable soft-start time with an external capacitor. auto skip, pre-bias startup, integrated bootstrap switch, power good, enable and a full suite of fault protection schemes, including OCL, UVP, OVP, 5-V UVLO and thermal shutdown. It is packaged in 3.5 mm $\times$ 4.5 mm, 0.4-mm pitch, 28-pin QFN (RVE), and specified from -10°C to 85°C.

Features

- Input Voltage Range: 3 V to 22 V
- Output Voltage Range: 0.6 V to 2 V
- 8-A or 10-A Integrated FET Converter
- Fewest External Components
- Soft-Start Time Programmable by External Capacitor
- Switching Frequency: 400 kHz and 800 kHz
- D-CAP2™ Architecture to Enable POSCAP and All MLCC Output Capacitor Usage
- Integrated and Temperature Compensated Low-Side On-Resistance Sensing for Accurate OCL Protection
- Powergood Output OCL, OVP, UVP and UVLO Protections
- Thermal Shutdown (non-latch)
- Output Discharge Function Table 1. Current Ratings
- Integrated Boost MOSFET Switch
- 28-Pin, 3.5-mm × 4.5-mm, RVE, QFN Package with 0.4-mm Pitch and 1-mm Height

Applications

- Notebook Computers (VCCIO)
- Memory Rails (DDR VDDQ)

		MIN	MAX	UNIT
Supply voltage range	VIN	3	22	V
	V5	4.6	5.5	
Input voltage range	BST	−0.1	33.5	
	SW	−3	27	
	EN, TRIP, NU, MODE	−0.1	5.5	
	SLEW, VSNS, REFIN, REFIN2	−0.1	3.5	
	GSNS	−0.1	0.3	
	PGND	−0.1	0.1	
Output voltage range	PGOOD	−0.1	5.5	
	VREF, SLEW	−0.1	3.5	
Operating free-air temperature, T _A		−10	85	°C

Table: Recommended operating conditions

**RVE PACKAGE
28 PINS
(TOP VIEW)**




Figure: Pin Description

NAME	NO.	I/O/P	DESCRIPTION
BST	5	I	Power supply for internal high side MOSFET. Connect a 0.1-μF bootstrap capacitor between this pin and SW pin.
EN	28	I	Enable signal, 1.05-V logic compatible.
GND	19	—	General device ground.
GSNS	23	O	GND sense input. Connect GSNS to general/system ground or GND sensing point at the output return.
MODE	3	I	Frequency (400 kHz or 800 kHz) programmable input.
NC	4	—	Not connected.
NU	2, 27	—	Not used for external applications.
PGND	10	—	Power ground. Connect to the system ground.
	11		
	12		
	13		
	14		
PGOOD	1	O	PGOOD output. Connect a pull-up resistor with a value of 100 kΩ to this pin.
Power PAD	29	—	Connect to system ground by multiple vias.
REFIN	25	I	Target output voltage input pin. 0.6 V to 2 V, 1.05 V/1.2 V built-in (GND and Open).
REFIN2	24	I	Tie to GND or float. This input is used to determine the fixed voltage setpoint.
SLEW	21	O	Connect a capacitor between this pin and GND for soft start and integrator functions.
SW	6	O	Switching node output. Connect external inductor.
	7		
	8		
	9		
TRIP	20	I	OCL programmable input.
V5	18	I	5-V power supply for analog circuits and gate driver.
VIN	15	I	Power supply input pin. Apply 3-V to 22-V of supply voltage.
	16	I	
	17	I	
VREF	26	O	2-V reference output. Connect A 0.22-μF ceramic capacitor between this pin and the GNDS pin.
VSNS	22	I	Output voltage sense input.

Table: Pin functions

TPS54821

General Description

The TPS54821 in thermally enhanced 3.5 mm x 3.5 mm QFN package is a full featured 17 V, 8 A synchronous step down converter which is optimized for small designs through high efficiency and integrating the high-side and low-side MOSFETs. Further space savings are achieved through current mode control, which reduces component count, and by selecting a high switching frequency, reducing the inductor's footprint. The output voltage startup ramp is controlled by the SS/TR pin which allows operation as either a stand alone power supply or in tracking situations. Power sequencing is also possible by correctly configuring the enable and the open drain power good pins. Cycle by cycle current limiting on the high-side FET protects the device in overload situations and is enhanced by a low-side sourcing current limit which prevents current runaway. There is also a low-side sinking current limit which turns off the low-side MOSFET to prevent excessive reverse current. Hiccup protection will be triggered if the overcurrent condition has persisted for longer than the preset time. Thermal hiccup protection disables the device when the die temperature exceeds the thermal shutdown temperature and enables the part again after the built-in thermal shutdown hiccup time.

Features


- Integrated 26 mΩ / 19 mΩ MOSFETs
- Split Power Rail: 1.6 V to 17 V on PVIN
- 200 kHz to 1.6 MHz Switching Frequency
- Synchronizes to External Clock
- 0.6V $\pm$ 1% Voltage Reference Over Temperature
- Low 2 μ A Shutdown Quiescent Current
- Monotonic Start-Up into Pre-biased Outputs
- -40°C to 125°C Operating Junction Temperature Range
- Adjustable Input Undervoltage Lockout
- Adjustable Slow Start/Power Sequencing
- Power Good Output Monitor for Undervoltage and Overvoltage
- Adjustable Input Undervoltage Lockout

Applications

- Digital TV Power Supplies
- Set Top Boxes
- Blu-ray DVDs
- Home Terminals

		VALUE		UNIT
		MIN	MAX	
Input Voltage	VIN	−0.3	20	V
	PVIN	−0.3	20	
	EN	−0.3	6	
	BOOT	−0.3	27	
	VSENSE	−0.3	3	
	COMP	−0.3	3	
	PWRGD	−0.3	6	
	SS/TR	−0.3	3	
	RT/CLK	−0.3	6	
Output Voltage	BOOT-PH	0	7.5	V
	PH	−1	20	
	PH 10ns Transient	−3	20	
Vdiff (GND to exposed thermal pad)		−0.2	0.2	V
Source Current	RT/CLK		±100	μA
	PH		Current Limit	A
Sink Current	PH		Current Limit	A
	PVIN		Current Limit	
	COMP		±200	μA
	PWRGD	−0.1	5	mA
Electrostatic Discharge (HBM) QSS 009-105 (JESD22-A114A)			2	kV
Electrostatic Discharge (CDM) QSS 009-147 (JESD22-C101B.01)			500	V
Operating Junction Temperature		−40	125	°C
Storage Temperature		−65	150	

Table: Recommended operating conditions



PIN		DESCRIPTION
NAME	NO.	
RT/CLK	1	Automatically selects between RT mode and CLK mode. An external timing resistor adjusts the switching frequency of the device; In CLK mode, the device synchronizes to an external clock.
GND	2, 3	Return for control circuitry and low-side power MOSFET.
PVIN	4, 5	Power input. Supplies the power switches of the power converter.
VIN	6	Supplies the control circuitry of the power converter.
VSENSE	7	Inverting input of the gm error amplifier.
COMP	8	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation to this pin.
SS/TR	9	Slow-start and tracking. An external capacitor connected to this pin sets the internal voltage reference rise time. The voltage on this pin overrides the internal reference. It can be used for tracking and sequencing.
EN	10	Enable pin. Float to enable. Adjust the input undervoltage lockout with two resistors.
PH	11, 12	The switch node.
BOOT	13	A bootstrap cap is required between BOOT and PH. The voltage on this cap carries the gate drive voltage for the high-side MOSFET.
PWRGD	14	Power Good fault pin. Asserts low if output voltage is low due to thermal shutdown, dropout, over-voltage, EN shutdown or during slow start.
Exposed Thermal PAD	15	Thermal pad of the package and signal ground and it must be soldered down for proper operation.

Table: Pin functions

MP2234

General Description

The MP2234 is a high frequency synchronous rectified step-down switch mode converter with built in internal power MOSFETs. It offers a very compact solution to achieve 3A continuous output current over a wide input supply range with excellent load and line regulation. The MP2234 has synchronous mode operation for higher efficiency over output current load range. Current mode operation provides fast transient response and eases loop stabilization. Full protection features include OCP and thermal shut down. The MP2234 requires a minimum number of readily available standard external components and is available in a space saving 8-pin TSOT23 package.

Features

- Wide 4.5V to 16V Operating Input Range
- 2A Load Current
- 100mΩ/40mΩ Low Rds(on) Internal Power MOSFETs
- High Efficiency Synchronous Mode Operation
- Fixed 800kHz Switching Frequency
- Frequency Sync from 300kHz to 2MHz External Clock
- Power Save Mode at Light Load
- External Soft Start
- OCP Protection and Hiccup

- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in an 8-pin TSOT-23 package




Figure: Pin description

Package Pin #	Name	Description
1	SS	Soft-Start. Connect an external capacitor to program the soft start time for the switch mode regulator.
2	IN	Supply Voltage. The IN pin supplies power for internal MOSFET and regulator. The MP2234 operates from a +4.5V to +16V input rail. Requires a low-ESR, and low-inductance capacitor (C1) to decouple the input rail. Place the input capacitor very close to this pin and connect it with wide PCB traces and multiple vias.
3	SW	Switch Output. Connect to the inductor and bootstrap capacitor. This pin is driven up to V_{IN} by the high-side switch during the PWM duty cycle ON time. The inductor current drives the SW pin negative during the OFF time. The ON resistance of the low-side switch and the internal body diode fixes the negative voltage. Connect using wide PCB traces and multiple vias.
4	GND	System Ground. Reference ground of the regulated output voltage. PCB layout Requires extra care. For best results, connect to GND with copper and vias.
5	BST	Bootstrap. Requires a capacitor connected between SW and BST pins to form a floating supply across the high-side switch driver.
6	EN/SYNC	Enable. EN=high to enable the MP2234. Apply an external clock change the switching frequency. For automatic start-up, connect EN pin to V_{IN} with a 100k Ω resistor.
7	VCC	Internal 5V LDO output. Powers the driver and control circuits. Decouple with 0.1 μ F-to-0.22 μ F capacitor. Do not use a capacitor $\geq 0.22\mu$ F.
8	FB	Feedback. Connect to the tap of an external resistor divider from the output to GND to set the output voltage. The frequency fold-back comparator lowers the oscillator frequency when the FB voltage is below 400mV to prevent current limit runaway during a short circuit fault. Place the resistor divider as close to the FB pin as possible. Avoid placing vias on the FB traces.

Table: Pin functions

APL5910

General Description

The APL5910 is a 1A ultra low dropout linear regulator. The IC needs two supply voltages, one is a control voltage (VCNTL) for the control circuitry, the other is a main supply voltage (VIN) for power conversion, to reduce power dissipation and provide extremely low dropout voltage. The APL5910 integrates many functions. A Power-On- Reset (POR) circuit monitors both supply voltages on VCNTL and VIN pins to prevent erroneous operations. The functions of thermal shutdown and current-limit protect the device against thermal and current over-loads. A POK indicates that the output voltage status with a delay time set internally. It can control other converter for power sequence. The APL5910 can be enabled by other power systems. Pulling and holding the EN voltage below 0.4V shuts off the output.


The APL5910 is available in a SOP-8P package which features small size as SOP-8 and an Exposed Pad to reduce the junction-to-case resistance to extend power range of applications.

Features

- Ultra Low Dropout
 - o 0.12V (Typical) at 1A Output Current
- 0.8V Reference Voltage
- High Output Accuracy
 - o $\pm 1.5\%$ over Line, Load, and Temperature Range
- Fast Transient Response
- Adjustable Output Voltage
- Power-On-Reset Monitoring on Both VCNTL and VIN Pins
- Internal Soft-Start
- Current-Limit and ShortCurrent-Limit Protections
- Thermal Shutdown with Hysteresis
- Open-Drain VOUT Voltage Indicator (POK)
- Low Shutdown Quiescent Current ($< 30\text{mA}$)
- Shutdown/Enable Control Function
- Simple SOP-8P Package with Exposed Pad
- Lead Free and Green Devices Available (RoHS Compliant)

Applications

- Motherboards, VGA Cards
- Notebook PCs
- Add-in Cards
-



SOP-8P (Top View)

Figure: Pin configuration

Symbol	Parameter		Range	Unit
V_{CNTL}	VCNTL Supply Voltage		3.0 ~ 5.5	V
V_{IN}	VIN Supply Voltage		1.0 ~ 5.5	V
V_{OUT}	VOUT Output Voltage (when $V_{\text{CNTL}} - V_{\text{OUT}} > 1.4\text{V}$)		$0.8 \sim V_{\text{IN}} - V_{\text{DROP}}$	V
I_{OUT}	VOUT Output Current		0 ~ 1	A
R2	FB to GND		1k ~ 24k	Ω
C_{OUT}	VOUT Output Capacitance	$I_{\text{OUT}} = 1\text{A}$ at 25% nominal V_{OUT}	8 ~ 600	μF
		$I_{\text{OUT}} = 0.5\text{A}$ at 25% nominal V_{OUT}	8 ~ 900	
		$I_{\text{OUT}} = 0.25\text{A}$ at 25% nominal V_{OUT}	8 ~ 1100	
ESR_{COUT}	ESR of VOUT Output Capacitor		0 ~ 200	$\text{m}\Omega$
T_{A}	Ambient Temperature		-40 ~ 85	$^{\circ}\text{C}$
T_{J}	Junction Temperature		-40 ~ 125	$^{\circ}\text{C}$

Table: Recommended operating conditions

PIN		FUNCTION
NO.	NAME	
1	POK	Power-OK signal output pin. This pin is an open-drain output used to indicate the status of output voltage by sensing FB voltage. This pin is pulled low when output voltage is not within the Power-OK voltage window.
2	EN	Active-high enable control pin. Applying and holding the voltage on this pin below the enable voltage threshold shuts down the output. When re-enabled, the IC undergoes a new soft-start process. When left this pin open, an internal pull-up current (5 μA typical) pulls the EN voltage and enables the regulator.
3	VIN	Main supply input pin for voltage conversions. A decoupling capacitor ($\geq 10\mu\text{F}$ recommended) is usually connected near this pin to filter the voltage noise and improve transient response. The voltage on this pin is monitored for Power-On-Reset purpose.
4	VCNTL	Bias voltage input pin for internal control circuitry. Connect this pin to a voltage source (+5V recommended). A decoupling capacitor (1 μF typical) is usually connected near this pin to filter the voltage noise. The voltage at this pin is monitored for Power-On-Reset purpose.
5	NC	No Connection.
6	VOUT	Output pin of the regulator. Connecting this pin to load and output capacitors (10 μF at least) is required for stability and improving transient response. The output voltage is programmed by the resistor-divider connected to FB pin. The VOUT can provide 1A (max.) load current to loads. During shutdown, the output voltage is quickly discharged by an internal pull-low MOSFET.
7	FB	Voltage Feedback Pin. Connecting this pin to an external resistor divider receives the feedback voltage of the regulator.

Table: Pin description

LM1117

General Description

The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load current. It has the same pin-out as National Semiconductor's industry standard LM317.

The LM1117 is available in an adjustable version, which can set the output voltage from 1.25V to 13.8V with only two external resistors. In addition, it is also available in five fixed voltages, 1.8V, 2.5V, 2.85V, 3.3V, and 5V.

The LM1117 offers current limiting and thermal shutdown. Its circuit includes a zener trimmed bandgap reference to assure output voltage accuracy to within $\pm 1\%$.

The LM1117 series is available in LLP, TO-263, SOT-223, TO-220, and TO-252 D-PAK packages. A minimum of 10 μF tantalum capacitor is required at the output to improve the transient response and stability.

Features

- Available in 1.8V, 2.5V, 2.85V, 3.3V, 5V, and Adjustable Versions
- Space Saving SOT-223 and LLP Packages

- Current Limiting and Thermal Protection
- Output Current 800mA
- Line Regulation 0.2% (Max)
- Load Regulation 0.4% (Max)
- Temperature Range:
 - o LM1117 0°C to 125°C
 - o LM1117I -40°C to 125°C

Applications

- 2.85V Model for SCSI-2 Active Termination
- Post Regulator for Switching DC/DC Converter
- High Efficiency Linear Regulators
- Battery Charger
- Battery Powered Instrumentation

5. MICROCONTROLLER (MSTAR MSD95C0H)

General Description

The MSD95C0H is MStar's most up-to-date system-on-chip solution for flat panel integrated digital television products. Building on the success of MStar's advanced technologies, the MSD95C0H hosts the most advanced picture processing engine, MStarACE-PRO3^{UC}, for all the *Experts* in various of TV video quality tuning fields to develop the state-of-the-art DTV system. The powerful CPUs and GPUs deliver high performance for modern Linux and Android TVs. The popular ARM and Mali architecture ensures the best software compatibility. Applications with HTML5, Java, Flash, etc., can be realized on MSD95C0H with minimized developer efforts.

MACE-PRO3^{UC}, the Professional UC Edition of MStar video processor, includes all MStar's successful color-tuning tools and a newly added multi-dimensional color/sharpening/NR formula that can quickly reflect subtle or sudden changes in even darker, brighter, or mixture scenes. With this ultimate color processor, a specially designed color remapping system for modern wide gamut displays, and an easy-to-use color-tool UI, developers can quickly and easily identify PQ characteristic from the most high-end panel models to the most conventional panel models. MStar's innovated UltraClear DTV video processor adopts multi-frame video recovery technology to perfectly restore the contents/details, and eliminate the noise/artifacts from broadcasting or Internet videos.

MSD95C0H also integrates all-purpose AV decoders for DTV/multi-media applications, ATSC/QAM, DVB-T, DVB-C, ISDB-T, DTMB Demodulators and Sound/Video processors into a single device. This allows the overall BOM to be reduced significantly and making the MSD95C0H a very cost effective multi-standard DTV solution.

MSD95C0H enables feature rich products that bring differentiation to the iDTV market. By the use of powerful CPU/GPU and AV decoders capable of decoding a plethora of high definition content from Ethernet, USB 3.0 connectivity and MHL. MSD95C0H based systems can provide a high quality media-center experience.

MSD95C0H provides legacy multi-standard analog TV support with adaptive 3D video decoding and VBI data extraction. Similarly the audio decoder is capable of decoding FM, AM, NICAM, A2, BTSC and sound standards.

The MSD95C0H supplies all the necessary A/V inputs and outputs to complete a receiver design including a multi-port HDMI receiver and component video ADC. All input selections multiplexed for video and audio are integrated, including full SCART supported with CVBS output.

To meet the increasingly popular energy legislative requirements without the use of additional hardware, MSD95C0H has an ultra low power standby mode during which an embedded MCU can act upon standby events and wake up the system as required.

Features

MSD95C0H is a highly integrated smart TV solution which supports dual channel 8/10bit LVDS output, DTV channel decoding, MPEG decoding, VP decoding, 3D formatter, and security OS. MSD95C0H serves full functions of multi-media centers with a high performance CPU, GPU, and AV CODEC/security engines.

Key features includes:

1. *ATSC/DVB-C/DVB-T/DTMB/ISDB-T Front-End Demodulator*
 2. *Advanced ARM CPU and 3D GPU*
 3. *3D Formatter Engine*
 4. *Multi-Standard A/V Format Decoder*
 5. *The MACE-PRO3^{UC} Video Processor*
 6. *Home Theater Sound Processor*
 7. *Internet and Variety of Connectivity Support*
 8. *Peripheral and Power Management*
 9. *Robust and Efficient Security Engine*
 10. *Full Multi-Media Decoders Including HEVC Decoder Supporting up to UHD/60fps Resolution*
- **High Performance Micro-processor**
 - ARM Cortex Advanced CPU
 - 32KB/32KB I/D cache
 - 512KB L2 cache
 - Supports Neon instruction sets
 - **3D Graphic GPU**
 - ARM MaliT760 GPU
 - Supports OpenGL ES 1.1/2.0/3.1
 - Supports OpenGL VG 1.1
 - Support DirectX 11.1
 - Supports rendering size up to UHD
 - **Transport Stream De-multiplexer**
 - Supports five parallel TS interfaces, with or without sync signal
 - Supports two programmable TS input/output for external CI module
 - Supports external demodulators
 - TS data rate is 120Mbit/s for serial and 24MByte/s for parallel
 - 144 general purpose PID filters and 128 section filters for all transport stream de-multiplexer
 - Supports additional audio/video/PCR filters
 - Supports TS DMA channel for time-shift
 - Supports 3DES/DES and AES encryption/decryption
 - **MPEG-2 Video Decoder**
 - ISO/IEC 11172-2 MPEG-1 video format decoding
 - ISO/IEC 13818-2 MPEG-2 video MP@HL and HD level
 - Supports resolution up to HDTV (1080p, 1080i, 720p) and SDTV
 - Supports dual stream decoding for 3D content
 - **MPEG-4 Video Decoder**
 - ISO/IEC 14496-2 MPEG-4 ASP video decoding up to HD level
 - Supports resolutions up to HDTV (1080p@30fps)
 - Supports DivX¹ Home Theater & HD profiles^{Optional}
 - Supports FLV version1 video format decoding
 - Supports dual stream decoding for 3D content

■ H.264 Decoder

- ITU-T H.264, ISO/IEC 14496-10 (main and high profile up to level 5.0) video decoding
- Supports SVAE 2ES (for Dual Decode)
- Profile Level 5 with bitrate up to 135Mbps, the upper limit of level 5
- Supports resolutions for all DVB, ATSC, HDTV, DVD and VCD
- Supports resolution up to 4096x2160@30fps
- Supports CABAC and CAVLC stream types
- Processing of ES and PES streams, extraction and provision of time stamps

■ H.264 MVC Decoder

- ITU-T H.264, ISO/IEC 14496-10 video decoding (Main and high profile up to level 4.2)
- Supports resolution up to 1080p@60fps

■ VP Decoder^{Optional}

- Supports VP8 decoder
- Supports resolution up to 1920x1080@30p
- Supports maximum bitrate upto 50Mbps

■ Google VP9:

- Support profile 0 -4:2:0 subsampling, 8-bit color depth
- HW decoder supports resolution and frame rate upto 4k@30fps
- Supports bitrate upto 100Mbps

■ AVS+ Decoder^{Optional}

- Supports Broadcasting profile, level 6.0.1.08.60
- Supports Jizhun profile, level 6.0
- Supports bitrate up to 50Mbps
- Supports resolution up to 1920x1080 @60fps
- Supports dual stream decoding

■ RealMedia Decoder^{Optional}

- Supports maximum resolution up to 1080p@30fps
- Supports RV8, RV9, RV10 decoders
- Supports file formats with RM and RMVB
- Supports Picture Re-sampling
- Supports in-loop de-block for B-frame
- Supports dual stream decoding

■ HEVC (H.265) Decoder

- Supports Main/Main-10 profile, level 5.1, high tier
- Supports resolution up to 4096x2160@60fps
- Supports bitrate upto 110Mbps, the upper limit of level 5 and high-tier.

■ H.264 Encoder

- Supports H.264 baseline encoding, main profile encoding, level 4.0
- Supports MVs: 16x16, 16x8, 8x16, 8x4, 4x8, 4x4
- Supports up to quarter-pel
- Maximum output resolution: 1920x1080@30fps

■ Hardware PNG / GIF Decoder

- Supports up to 8192 x 8192 (per channel 8 bits), or 4096 x 8192(per channel 16 bits) pixel image
- PNG format 1bpp/2bpp/4bpp/8bpp index(palette) mode support
- PNG transparency mode support
- Interlaced / non-interlaced GIF support
- ARGB8888, RGB565, YUV422(YUYV),YUV422(YVYU),gray, gray with alpha output format support

■ Hardware JPEG Decoder

- Supports sequential mode, single scan
- Supports both color and grayscale pictures
- Following the file header scan the hardware decoder fully handles the decode process
- Supports programmable Region of Interest (ROI)
- Supports formats: 422/411/420/444/422T
- Supports scaling down ratios: 1/2x1/2, 1/4x1/4, 1/8x1/8
- Supports 1280x720@30p

■ VC-1 Video Decoder^{Optional}

- Supports SMPTE-421 (WMV video) decoding up to MH@HL
- Supports SMPTE-421 (VC1 video) decoding up to AP@L3
- Supports dual stream decoding for 3D content

■ NTSC/PAL/SECAM Video Decoder

- Supports NTSC-M, NTSC-J, NTSC-4.43, PAL (B, D, G, H, M, N, I, Nc), and SECAM standards
- Automatic standard detection
- Motion adaptive 3D comb filter
- Three configurable CVBS & Y/C S-video inputs
- Supports Teletext, Closed Caption (analog CC 608/ analog CC 708/digital CC 608/digital CC 708), V-chip and SCTE

■ Multi-Standard TV Sound Processor

- Supports BTSC/A2 demodulation
- Supports NICAM/FM/AM demodulation
- Supports MTS Mode Mono/Stereo/SAP in BTSC mode
- Supports Mono/Stereo/Dual in A2/NICAM mode
- Built-in audio sampling rate conversion (SRC)
- Audio processing for loudspeaker channel, including volume, balance, mute, tone, EQ, virtual stereo/surround and treble/bass controls
- Advanced sound processing options available, for example: Dolby², DTS³
- Supports digital audio format decoding:
 - MPEG-1, MPEG-2 (Layer I/II), MP3, Dolby Digital (AC-3)^{Optional}, AAC-LC, HE-AAC, WMA, and WMA9 Pro
 - Supports^{3Optional} Dolby Digital Plus, Dolby Pulse, and MS10/MS11 multistream decoder, including Dolby Digital Encoder for transcoding streams to Dolby Digital 5.1(DDCO)
- Supports Audio Description
- Supports MPEG audio encoding
- Supports time-shifting PVR
- Supports programmable delay for audio/video synchronization

■ Audio Interface

- Four L/R audio line-inputs
- Two L/R outputs for main speaker and one additional line-output
- Supports stereo headphone driver
- I2S digital audio output and input
- S/PDIF digital audio output and input
- Supports HDMI receiver ARC function

■ Analog RGB Compliant Input Ports

- Three analog ports support up to 1080P
- Supports PC RGB input up to SXGA@75Hz
- Supports HDTV RGB/YPbPr/YCbCr
- Supports Composite Sync and SOG Sync-on-Green
- Automatic color calibration

■ Analogue RGB Auto-Configuration & Detection

- Auto input signal format and mode detection
- Auto-tuning function including phasing, positioning, offset and gain configuration
- Sync Detection for H/V Sync

■ DVI/HDCP/HDMI/MHL Compliant Input Ports

- Four HDMI/DVI Input ports
- HDMI 2.0 Compliant
- MStar iSwitch for fast HDMI switching
- HDCP 1.4/2.2 Compliant
- Up to 600MHz @ 4K2K 60Hz 444 8-bit mode or 422 12-bit mode
- Supports HDMI CEC
- Supports HDMI 3D formats
- Supports HDMI ARC
- Single link DVI 1.0 compliant
- Robust receiver with excellent long-cable support

■ MHL Input Ports

- One MHL Input port (combo with HDMI/DVI)
- MHL 2.1 compliant
- Supports up to 150MHz @ 1080p 24/30/60Hz MHL input signal

■ MStar Advanced Color Engine - Professional UC Edition (MACE-PRO3^{UC})

- 10/12-bit internal Data Processing
- Dual-Engine Architecture supporting PIP/PBP
- MACE-PRO3^{UC} Advanced Scaling Engine:
 - Multi-directional Scaling Technology
 - High-Tap Filters with Programmable Parameter
 - De-jagging Support
 - Video Feather Artifact Detection and Removal
 - Nonlinear Video Scaling
 - Dynamic Scaling for RM, VC-1^{Optional}
- MACE-PRO3^{UC} DTV Video Processing Technology:
 - UltraClear-PRO3 Video Deinterlacing with Motion Object Stabilizer
 - Edge-Oriented Deinterlacer with Edge Smoothing and Artifact Removal
 - Automatic 3:2/2:2/M:N Pull-Down Detection and Recovery
 - UltraClear-PRO3 Noise Reduction
 - Video Detection & Repairing Technology for Lousy Inputs such as Internet Streaming
 - MACE^{LIVE}-PRO Color Engine with Accurate Color Tuning Support
 - Cross-Color Suppression Support
 - Supports Hanging Dot Search & Removal
 - UltraClear-Based De-Flickering
 - MPEG Artifact Removal Including Blocking and Mosquito Noise Cancellation
 - Arbitrary Frame Rate Conversion
- MACE-PRO3^{UC} Picture Enhancement:
 - Enhancements in All Features of MACE-3/4 Engine
 - Super Resolution for Detail Enhancement & Recovery
 - Scene Detection
 - 3D Adaptive Color Control
 - 3D Adaptive Sharpness Control
 - sRGB and xvYCC Color Processing Engine
 - Supports HDMI 1.4 Deep Color Format

- Supports HDMI 1.4 sYCC601 / AdobeRGB / AdobeYCC601 Color Formats
- Supports BT.2020 Color Space
- Supports Enhanced and Seamless Color Mapping for Wide Gamut Panels

- Programmable 12-bit RGB gamma CLUT
- Top/Bottom, Left-Right and ChessBoard 3D Format Auto-Detection
- Supports 2D to 3D conversion

■ Output Interface

- Single/Dual link 8/10-bit LVDS output/Mini-LVDS output
- 8 lane 8/10-bit Vby1 output (configurable width: 2/4/8 lane)
- Supports programmable timing controller
- Supports panel resolution up to Full HD 1920x1080@ 60Hz (LVDS 2ch)
- Supports panel resolution up to Ultra HD 4k2k@ 60Hz (Vby1 8 lane)
- Supports dithering options
- Spread spectrum output frequency for EMI suppression
- Supports direct and edge types local dimming
- Supports 60Hz 3D polarized panel (line interleave)
- Supports Cinema output mode

■ CVBS Video Encoder

- Supports all NTSC/PAL TV Standard
- Stand-alone scaling engine (no vertical scaling up)
- Programmable Hue, Contrast, Brightness
- Supports TTX/CC/WSS output

■ CVBS Video Output

- Allows CVBS output of digital content to SCART
- Supports on-line CVBS bypass output

■ 2D Graphics Engine

- Hardware Graphics Engine for responsive interactive applications
- Supports point draw, line draw, rectangle draw/fill and text draw
- Supports BitBlt, stretch BitBlt, italic BitBlt, Mirror BitBlt and rotate BitBlt
- Supports alpha-blending operation
- Supports source/destination color key and alpha key
- Supports dither
- Supports color format conversion and format transformation
- Raster Operation (ROP)
- Support DFB and Porter-Duff operation

■ VIF Demodulator

- Compliant with NTSC M/N, PAL B, G/H, I, D/K, SECAM L/L' standards
- Supports IF/low IF architecture, IF includes single SAW and SAWless tuner
- Audio/Video internal dual-path processor

■ ATSC/QAM Demodulator

- ATSC A/53 compliant 8VSB
- ITU-T J.83 Annex B, SCTE DVS-031 compliant 64/256QAM receiver
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- Integrated deinterleaver RAM for Level 1 J=1 and Level 2 J= 1,2,3,4
- Supports IF/low IF interfaces
- I2C repeater for tuner control from backend host controller
- 2010 - A74 compliant

■ DVB-C Demodulator

- ITU J.83 Annex A/C DVB-C (EN 300 429) compliant
- Supports 1-7.2 M Baud symbol rate
- Automatic blind channel scan (constellation and symbol rate)
- Supports IF/low IF interfaces

■ DVB-T Demodulator

- Compliant with DVB-T (ETSI EN 300 744)
- Accept IF/low IF inputs in 6, 7, 8MHz channel bandwidths
- Supports all guard intervals (1/32 to 1/4)
- Supports all constellations (QPSK, 16-QAM, 64-QAM)
- Ultra fast automatic blind UHF/VHF channel scan
- NORDIG 2.2.2, D-book 7.0
- Optimized for SFN channels with pre/post-cursive echoes inside/outside the guard
- Impulse-Noise suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Automatic co-channel and adjacent channel interference suppression

■ DTMB Demodulator

- Compliant with DTMB GB 20600-2006
- Support all valid combinations of FH mode, modulation, code rate and interleaving mode
- Support LIF/IF interfaces
- Automatic co-channel and adjacent channel interference suppression
- CCI and ACI rejection capability
- Impulse-noise suppression

■ ISDB-T Demodulator

- Compliant with ISDB-T ARIB STD-B31
- Compliant with ISDB-Tsb ARIB STD-B29
- Supports all modes defined in ISDB-T spec
- Supports all guard ratios: 1/4, 1/8, 1/16, 1/32
- 42ms/channel, excluding AGC time and PLL sync
- Support IF/low IF interfaces
- Impulse-noise suppression

■ Connectivity

- Three USB 2.0 host ports
- Two USB 3.0 host ports
- USB architecture designed for efficient support of external storage devices in conjunction with off air broadcasting
- USB port supports efficient battery charger
- Embedded 10/100 PHY
- Support Ethernet Wake-On-Lan

■ Miscellaneous

- DRAM interface three channel, 32bitx3 DRAM bus up to six 16-bit DDR3 or three 32-bit DDR3 @ 1.833GHz
- Supports PVR
- Supports Common Interface for conditional access support
- Bootable SPI interface with serial flash support
- Parallel interface for external parallel eMMC flash (optional) and NAND flash support
- Power control module with ultra low power MCU available in standby mode
- TBD-ball BGA package
- Operating Voltages: 1.5V (DDR3), and 3.3V (I/O and analog)

Parameter	Symbol	Min	Typ	Max	Unit
3.3V Supply Voltages	V_{VDD_33}	3.14		3.46	V
1.5V Supply Voltages	V_{VDD_15}	1.43		1.57	V
Core Supply Voltages	V_{VDD_core}	0.97	1.00 (VID Case1)	1.05	V
		0.97	1.00 (VID Case0)	1.05	
CPU Core Power Voltages	V_{VDD_cpu}	0.97	1.00 (VID Case1)	1.05	V
		0.97	1.00 (VID Case0)	1.05	
Ambient Operating Temperature	T_A	0		70	°C
Junction Temperature	T_J			125	°C

Table: Recommended operating conditions

6. VIDEO BACK-END PROCESSOR (MSTAR)

MST7410DY

General Description

The MST7410DY is a highly integrated ASIC for doubling the frame rate of the video input to provide a conversion from 50Hz to 100Hz or 60Hz to 120Hz. The MST7410DY comprises LVDS/V-By-One receiver, film source detection and inversion, motion frame rate conversion, color space conversion and management.

With HS-LVDS technology, the MST7410DY can support up to 2-channel input video source which can support up to QFHD 30Hz. With 12-lane V-By-One technology, the MST7410DY can support up to 8-lane input video source which can support up to QFHD 60Hz. It can also support up to 4-lane V-By-One input OSD source which can support up to QFHD 30Hz. With HDMI 1.4a technology, the MST7410DY can support up to QFHD 30Hz video source. With HDMI 2.0 technology, the MST7410DY can support up to QFHD (YCbCr 4:4:4 Format) 60Hz video source. With HDMI dual link technology, the MST7410DY can support up to QFHD 60 Hz video source.

MACE-PRO3^{UC}, the Professional UC Edition of MStar video processor, includes all MStar's successful color-tuning tools and a newly added multi-dimensional color/sharpening/NR formula that can quickly reflect subtle or sudden changes in even darker, brighter, or mixture scenes. With this ultimate color processor, a specially designed color remapping system for modern wide gamut displays, and an easy-to-use color-tool UI, developers can quickly and easily identify PQ characteristic from the most high-end panel models to the most conventional panel models. MStar's innovated UltraClear video processor adopts multi-frame video recovery technology to perfectly restore the contents/details, and eliminate the noise/artifacts.

By utilizing MStar 9th generation MFC technology, the MST7410DY realizes an optimum frame rate conversion to meet the output display frame rate, a wide horizontal and vertical search range for QFHD input source, and detects any cadences for best motion compensation. Moreover, the MST7410DY provides a clearer and halo-free moving picture quality without motion blur or judder. With 9th generation MFC, the MST7410DY provides a Logo and Small object detection and protection technology.

Armed with MStar Genuine3D^{PRO} 2D/3D Conversion Engine, the MST7410DY provides an idealized 3D Video quality output. Moreover, the MST7410DY provides an adjustable gain and depth tuning methodology for customerized 3D effect.

For green power saving, the MST7410DY provides a local dimming control circuit. The dimming control range maximum region is 96. The output interface could be SPI interface or direct PWM output pin.

Parameter	Symbol	Min	Typ	Max	Units
3.3V Supply Voltages	$V_{VDD\ 33}$	3.14		3.46	V
1.5V Supply Voltages	$V_{VDD\ 15}$	1.43		1.57	V
1.15V Supply Voltages ^{Note}	$V_{VDD\ 115}$	1.12		1.18	V
Ambient Operating Temperature	T_A	0		70	°C
Junction Temperature	T_J			125	°C

Note: 1.15V (RMS value), Supplying voltages ripple within 150mV (+/-75mV)

Table: Recommended operating conditions

Features

■ High Speed Input Interface

- Input interface selectable as:
 - 2 HS-LVDS Links up to 150MHz for 4K2K¹ @ 60Hz
 - 12 lane V-By-One up to 3.75Gbps, 8-lane for 4K2K @ 60Hz, 4-lane for 4k2k @ 30Hz

■ High Speed Output Interface

- 16 lane V-By-One up to 3.75Gbps for 4K2K @ 120Hz QFHD panel
- Supports HDMI1.4a Tx bypass output from HDMI 1.4a RX

■ HDCP/HDMI² Compliant Input Ports

- 3 HDMI input ports and 0 HDMI output ports (bypass)
- HDMI 1.4b compliant
- HDCP 1.4 compliant
- Supports HDMI CEC
- Supports HDMI 1.4a 3D formats
- Supports HDMI 1.4 UHD 30Hz input
- Supports HDMI 1.4 dual ports for UHD 60Hz input
- Supports HDMI 2.0 YCbCr 4:2:0 UHD 60Hz input
- Supports HDMI 2.0 YCbCr 4:4:4 UHD 60Hz input

■ Memory Interface

- 2 memory interfaces supporting up to 64-bit DDRIII @ 1.866GHz

■ 9th Generation MFC Engine (FRC9)

- Advanced Halo Reduction plus
- Motion Compensated Frame Rate Conversion
- Motion Blur Elimination to improve MPRT
- Automatic Film-Mode Detection
- Film Judder Cancellation
- MStar Genuine3D^{PRO} 2D/3D Conversion Engine
- 3D Depth Control for native 3D / Converted 3D Inputs
- Major frame rate conversion:
 - 24Hz → 120Hz

– 25Hz → 100/120Hz

– 30Hz → 120Hz

– 50Hz → 100/120Hz

– 60Hz → 120Hz

- Multi-Cadence Conversion
- Artificial Object Detection
- Search range: Big H and V search range to handle fast H/W motion
- Supports logo detection and protection
- Supports small object detection and protection
- Advanced handling for small object, logo rim detection, fade in/out, flash, periodical etc.

■ Uniformity Correction Engine

- Block Size: 8 pixel x 8 line
- Layer Number: 6 layers
- Data Length: 10-bit

■ 3D Formatter

- Supports mandatory HDMI1.4a 3D video timing
- Supports 1080p and 720p frame pack mode handling
- Supports Checker Board and Pixel Alternative 3D mode
- Supports 3D format translator
- 3D Output Support: SG/PR
- Supports 3D Frame ID Output

■ MStar Advanced Color Engine – Professional UC Edition (MACE-PRO3^{UC})

- 10/12-bit internal Data Processing
- MACE-PRO3^{UC} Advanced Scaling Engine:
 - Multi-directional Scaling Technology
 - High-Tap Filters with Programmable Parameter
 - De-jagging support
 - Video Feather Artifact Detection and Removal
- MACE-PRO3^{UC} Picture Enhancement:
 - Enhancements in all features of MACE-3/4 Engine
 - Super Resolution for Detail Enhancement & Recovery
 - Scene Detection

¹ 4k2k resolution is 4096 x 2160.

- 3D Adaptive Color Control
- 3D Adaptive Sharpness Control
- sRGB and xvYCC Color Processing Engine
- Supports HDMI 1.4 Deep Color Format
- Supports HDMI 1.4 sYCC601 / AdobeRGB / AdobeYCC601 Color Formats
- Supports Enhanced and Seamless Color Mapping for Wide Gamut Panels
- Programmable 12-bit RGB gamma CLUT
- **Local Dimming Support**
 - Supports Direct/Edge Type Local Dimming
 - Max Block number: 96
 - Programmable Light Spread Profile
- **Miscellaneous**
 - Dual Core RISC CPU
 - Dual Full Duplex UART Interface
 - Two Channel SPI Interface / One I2C-M for Dimming Control
 - Supports memory minor mode
 - Supports 3D_SYNC output pin
 - Shutter glasses control signals:
 - L/R sync signal phase, polarity, duration programmable
 - IR Sync programmable
- Supports PWM output for scan backlight control
- One I2C Master Channel and one I2C Slave Channel
- Supports built-in spread spectrum clock for reducing EMI issue
- 27x27 BGA Package
- Operating Voltages: 1.15V, 1.5V and 3.3V
- **Separate OSD Data Path Support**
 - Max resolution support: 4K2K @ 30Hz
 - Supports OSD scaling up
 - Supports OSD sharpness adjustment
 - OSD support format:
 - Supports ARGB 1555
 - Supports ARGB 4444
 - Supports ARGB 8888
 - Supports Color Key with one programmable key value

Block Diagram




Figure: Block diagram

7.1GB DDR3 SDRAM

HYNIX H5TQ1G63DFR

Description

The H5TQ1G63DFR-xxx series are a 1,073,741,824-bit CMOS Double Data Rate III (DDR3) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth. Hynix 1Gb DDR3 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

Features

- DQ Power & Power supply : VDD & VDDQ = 1.5V +/- 0.075V
- DQ Ground supply : VSSQ = Ground
- Fully differential clock inputs (CK, CK) operation
- Differential Data Strobe (DQS, DQS)
- On chip DLL align DQ, DQS and DQS transition with CK transition
- DM masks write data-in at the both rising and falling edges of the data strobe
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable CAS latency 6, 7, 8, 9, 10, 11, 12, 13 and 14 supported
- Programmable additive latency 0, CL-1, and CL-2 supported
- Programmable CAS Write latency (CWL) = 5, 6, 7, 8, 9, 10
- Programmable burst length 4/8 with both nibble sequential and interleave mode
- Programmable PASR(Partial Array Self-Refresh) for Digital consumer Applications.
- Programmable BL=4 supported (tCCD=2CLK) for Digital consumer Applications.
- Programmable ZQ calibration supported
- BL switch on the fly
- 8banks
- 8K refresh cycles/64ms
- JEDEC standard 96ball FBGA(x16)
- Driver strength selected by EMRS
- Dynamic On Die Termination supported
- Asynchronous RESET pin supported
- Auto Self Refresh supported
- Write Levelization supported
- On Die Thermal Sensor supported
- 8 bit pre-fetch

Symbol	Parameter	Rating			Units	Notes
		Min.	Typ.	Max.		
VDD	Supply Voltage	1.425	1.500	1.575	V	1,2
VDDQ	Supply Voltage for Output	1.425	1.500	1.575	V	1,2

Notes:

1. Under all conditions, VDDQ must be less than or equal to VDD.
2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.

Table: Recommended operating conditions

8.2GB DDR3 SDRAM

HYNIX H5TQ2G63DFR

Description

The H5TQ2G63DFR is a 2,147,483,648-bit CMOS Double Data Rate III (DDR3) Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. SK Hynix 2Gb DDR3 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control input are latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

Features

- VDD & VDDQ = 1.5V +/- 0.075V
- Fully differential clock inputs (CK, CK) operation
- Differential Data Strobe (DQS, DQS)
- On chip DLL align DQ, DQS and DQS transition with CK transition
- DM masks write data-in at the both rising and falling edges of the data strobe
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable CAS latency 5, 6, 7, 8, 9, 10, 11, 12, 13 and 14 supported
- Programmable additive latency 0, CL-1, and CL-2 supported
- Programmable CAS Write latency (CWL) = 5, 6, 7, 8
- Programmable burst length 4/8 with both nibble sequential and interleave mode
- BL switch on the fly
- 8banks
- Average Refresh Cycle (Tcase 0C – 95C)
 - o 7.8 uS at 0C - 85C
 - o 3.9 uS at 85C – 95C
- Commercial Temperature(0C – 85C)
- Industrial Temperature(-40C- 95C)
- Auto Self Refresh supported
- JEDEC standard 78ball FBGA(x8), 96ball FBGA(x16)
- Driver strength selected by EMRS
- Dynamic On Die Termination supported
- Asynchronous RESET pin supported
- ZQ calibration supported

- TDQS (Terminal Data Strobe) supported (x8 only)
- Write Levelization supported
- 8 bit pre-fetch

Symbol	Parameter	Rating	Units	NOTE
V _{DD}	Voltage on V _{DD} pin relative to V _{SS}	-0.4 V ~ 1.975 V	V	1,3
V _{DDQ}	Voltage on V _{DDQ} pin relative to V _{SS}	-0.4 V ~ 1.975 V	V	1,3
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}	-0.4 V ~ 1.975 V	V	1
T _{STG}	Storage Temperature	-55 to +100	°C	1, 2

Table: Absolute Maximum DC Ratings

Symbol	Parameter	Rating			Units	NOTE
		Min.	Typ.	Max.		
V _{DD}	Supply Voltage	1.425	1.5	1.575	V	1,2
V _{DDQ}	Supply Voltage for Output	1.425	1.5	1.575	V	1,2

NOTE :

1. Under all conditions V_{DDQ} must be less than or equal to V_{DD}.
2. V_{DDQ} tracks with V_{DD}. AC parameters are measured with V_{DD} and V_{DDQ} tied together.

Table: Recommended operating conditions

9.32GBIT (4G X 8 BIT) NAND FLASH MEMORY

HYNIX H26M31001HPR

Key Features

- **eMMC4.5 compatible**
(Backward compatible to eMMC4.41)
- **Bus mode**
 - o Data bus width : 1 bit(default), 4 bits, 8 bits
 - o Data transfer rate: up to 200MB/s (HS200)
 - o MMC I/F Clock frequency : 0~200MHz
 - o MMC I/F Boot frequency : 0~52MHz
- **Operating voltage range**
 - o V_{cc} (NAND) : 2.7 - 3.6V
 - o V_{ccq} (Controller) : 1.7 - 1.95V / 2.7 - 3.6V
- **Temperature**
 - o Operation (-25°C ~ +85°C)
 - o Storage without operation (-40°C ~ +85°C)
- **Others**
 - o This product is compliance with the RoHS directive
- **Supported features**
 - o HS200
 - o HPI, BKOPS
 - o Packed CMD, Cache, Data tag, Context ID
 - o Partitioning, RPMB
 - o Discard, Trim, Erase, Sanitize, Secure TRIM,
 - o Write protect, Lock / Unlock
 - o PON, Sleep / Awake
 - o Reliable write
 - o Boot feature, Boot partition
 - o HW / SW Reset

Description

SK hynix e-NAND consists of NAND flash and MMC controller. e-NAND has the built-in intelligent controller which manages interface protocols, wear leveling, bad block management, garbage collection, and ECC. e-NAND protects the data contents from the host sudden power off failure. e-NAND is compatible with JEDEC standard eMMC4.5 specification.

3.1 Performance

Density	Sequential read (MB/s)	Sequential write (MB/s)	Test condition
4GB	130	10	- Option: Cache / Packed CMD / HS200 - Test tool: uBOOT (Without O/S) - Chunk size : 1MB, Test area : 1GB

3.2 Power

3.2.1 Active power consumption during operation

Density		Icc	Iccq
4GB(SDP)	Average	40mA	100mA
	Peak	80mA	200mA

- Room temperature : 25℃
- Average current consumption is over a period of 100ms
- Peak current consumption is over a period of 20us
- V_{cc} : 3.3V & V_{ccq} : 1.8V
- HS200 enabled

3.2.2 Low power mode (Standby)

Density	Icc	Iccq
4GB(SDP)	100uA	30uA

- In Standby Power mode, CTRL V_{ccq} & NAND V_{cc} power supply is switched on
- No data transaction period before entering sleep status
- Room temperature : 25℃

3.2.3 Low power mode (Sleep)

Density	Icc	Iccq
4GB(SDP)	0	30uA

- In sleep state, triggered by CMD5, NAND V_{cc} power supply is switched off (CTRL V_{ccq} on)
- Room temperature : 25℃

3.3 Endurance

This section provides "TBW(Total Bytes Written)" information that indicates how much data can be written on an e-NAND before the device reaches its end of life.

The data is based on the SK hynix's data pattern which is designed to be a good indication of endurance for mainstream application users.

Density	TBW
4GB	2.4TB

[Table 2]Write endurance

10. 16M-BIT [16M X 1] CMOS SERIAL FLASH EEPROM

MX25L1602 MSTAR SPI FLASH

Key Features

■ HIGH DENSITY NAND FLASH MEMORIES

General

- 16,777,216 x 1 bit structure
- 256 Equal Sectors with 8K-byte each
 - Any sector can be erased
- 4096 Equal Segments with 512-byte each
 - Provides sequential output within any segment
- Single Power Supply Operation
 - 3.0 to 3.6 volt for read, erase, and program operations
- Latch-up protected to 100mA from -1V to Vcc +1V
- Low Vcc write inhibit is equal to or less than 2.5V

Performance

- High Performance
 - Fast access time: 20MHz serial clock (50pF + 1TTL Load)
 - Fast program time: 5ms/page (typical, 128-byte per page)
 - Fast erase time: 300ms/sector (typical, 8K-byte per sector)
- Low Power Consumption
 - Low active read current: 10mA (typical) at 17MHz
 - Low active programming current: 10mA (typical)
 - Low active erase current: 10mA (typical)
 - Low standby current: 30uA (typical, CMOS)
- Minimum 100,000 erase/program cycle

Software Features

- Input Data Format
 - 1-byte Command code, 3-byte address, 1-byte byte address
- 512-byte Sequential Read Operation
- Built in 9-bit (A0 to A8) pre-settable address counter to support the 512-byte sequential read operation
- Auto Erase and Auto Program Algorithm
 - Automatically erases and verifies data at selected sector
 - Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programed should have page in the erased state first)
- Status Register Feature
 - Provides detection of program and erase operation completion.
 - Provides auto erase/ program error report

Hardware Features

- SCLK Input
 - Serial clock input

- SI Input
 - o Serial Data Input
- SO Output
 - o Serial Data Output
- PACKAGE
 - o 28-pin SOP (330mil)

General Description

The MX25L1602 is a CMOS 16,777,216 bit serial Flash EEPROM, which is configured as 2,097,152 x 8 internally. The MX25L1602 features a serial peripheral interface and software protocol allowing operation on a simple 3- wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). SPI access to the device is enabled by CS input.

The MX25L1602 provide sequential read operation on whole chip. The sequential read operation is executed on a segment (512 byte) basis. User may start to read from any byte of the segment. While the end of the segment is reached, the device will wrap around to the beginning of the segment and continuously outputs data until CS goes high.

After program/erase command is issued, auto program/ erase algorithms which program/erase and verify the specified page locations will be executed. Program command is executed on a page (128 bytes) basis, and erase command is executed on both chip and sector (8K bytes) basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion and error flag status of a program or erase operation.

When the device is not in operation and CS is high, it is put in standby mode and draws less than 30uA DC current.

The MX25L1602 utilizes MXIC's proprietary memory cell which reliably stores memory contents even after 100,000 program and erase cycles.




Figure: Pin configuration

PIN DESCRIPTION

SYMBOL	DESCRIPTION
$\overline{\text{CS}}$	Chip Select
TEST(1)	Test Mode Select
SI	Serial Data Input
SO	Serial Data Output
SCLK	Clock Input
VCC	+ 3.3V Power Supply
GND	Ground
DU(2)	Do Not Use(for Test Mode only)
NC	No Internal Connection

Note:

1. TEST input is used for in-house testing and must be tied to ground during normal user operation.

2. DU pin is used for in-house testing and can be tied to VCC, GND or open for normal operation.

Table: Pin description

M25Q32FV SPI FLASH

Key Features

- **New Family of SpiFlash Memories**
 - o W25Q32FV: 32M-bit/ 4M-byte
 - o Standard SPI: CLK, /CS, DI, DO, /WP, /Hold
 - o Dual SPI: CLK, /CS, IO₀, IO₁, /WP, /Hold
 - o Quad SPI: CLK, /CS, IO₀, IO₁, IO₂, IO₃
 - o QPI: CLK, /CS, IO₀, IO₁, IO₂, IO₃
 - o Software & Hardware Reset
- **Highest Performance Serial Flash**
 - o 104MHz Single, Dual/Quad SPI clocks
 - o 208/416Mhz equivalent Dual/Quad SPI
 - o 50 MB/S continuous data transfer rate
 - o More than 100,000 erase/program cycles
 - o More than 20-year retention
- **Efficient “Continuous Read” and QPI Mode**
 - o Continuous Read with 8/16/32/64-Byte Wrap
 - o As few as 8 clocks to address memory
 - o Quad Peripheral Interface (QPI) reduces instruction overhead
 - o Allows true XIP (execute in place) operation
 - o Outperforms X16 Parallel Flash
- **Low Power, Wide Temperature Range**
 - o Single 2.7 to 3.6V supply
 - o 4mA active current, <1uA Power-down(typ.)
 - o -40C to +85C operating range
- **Flexible Architecture with 4KB sectors**
 - o Uniform Sector/Block Erase (4K/32K/64K-Byte)
 - o Program 1 to 256 byte per programmable page

- o Erase/Program Suspend&Resume
- **Advanced Security Features**
 - o Software and Hardware Write-Protect
 - o Power Supply Lock-Down and OTP protection
 - o Top/Bottom, Complement array protection
 - o Individual Block/Sector array protection
 - o 64-Bit Unique ID for each device
 - o Discoverable Parameters (SFDP) Register
 - o 3x256-Bytes Security Registers with OTP locks
 - o Volatile & Non-volatile Status Register Bits
- **Space Efficient Packaging**
 - o 8-pin SOIC 208-mil / VSOP 208-mil
 - o 8-pad WSON 6x5-mm / 8x6-mm
 - o 16-pin SOIC 300-mil (additional / RESET pin)
 - o 8-pin PDIP 300-mil
 - o 24-ball TFBGA 8x6-mm (6x4/5x5 ball array)
 - o Contact Winbond for KGB and other options

General Description

This W25Q32FV (32M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data. The device operates on a single 2.7V to 3.6V power supply with current consumption as low as 4mA active and 1uA for power-down. All devices are offered in space-saving packages.

The W25Q32FV array is organized into 16,384 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q32FV has 1,024 erasable sectors and 64 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage.

The W25Q32FV support the standart Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2-clocks instruction cycle Quad Peripharel Interface (QPI): Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1 (DO), I/O2 (/WP), and I/O3 (/HOLD). SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of 208MHz (104MHz x 2) for Duad I/O and 416Mhz (104MHz x 4) for Quad I/O when using the Fast Read Dual/Quad I/O and QPI instructions. These transfer rates can outperform standart Asynchronous 8 an 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory Access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true XIP(execute in place) operation.

A Hold pin, Write Protect pin and programmable write protection, with top or bottom array control, provide further control flexibility. Additionally, the device supports JEDEC standart manufacturer and device ID and SFDP Register, a 64-bit Unique Serial Number and three 256-bytes Security Registers.




Figure: Pin configuration

PIN NO.	PIN NAME	I/O	FUNCTION
1	/CS	I	Chip Select Input
2	DO (IO1)	I/O	Data Output (Data Input Output 1) ⁽¹⁾
3	/WP (IO2)	I/O	Write Protect Input (Data Input Output 2) ⁽²⁾
4	GND		Ground
5	DI (IO0)	I/O	Data Input (Data Input Output 0) ⁽¹⁾
6	CLK	I	Serial Clock Input
7	/HOLD or /RESET (IO3)	I/O	Hold or Reset Input (Data Input Output 3) ⁽²⁾
8	VCC		Power Supply

Notes:

1. IO0 and IO1 are used for Standard and Dual SPI instructions
2. IO0 – IO3 are used for Quad SPI instructions, /WP & /HOLD (or /RESET) functions are only available for Standard/Dual SPI.

Table: Pin description

11. DEMODULATOR STAGE

MSB1240 DVB-T2

Key Features

■ DVB-T2

- Compliant with ETSI EN 302 755 v 1.3.1
- Supports T2-base and T2-Lite profile
- Supports 1.7, 5, 6, 7, 8MHz bandwidth
- Supports all guard intervals (1/128 to 1/4)
- Supports all FFT modes from 1K to 32K
- Supports all long and short block code rates (1/2, 3/5, 2/3, 3/4, 4/5, 5/6 and 1/3, 2/5 specific to T2-Lite)
- Supports all constellations (QPSK, 16-QAM, 64-QAM, 256-QAM)
- Supports transmit diversity (MISO)
- Supports all scattered pilot patterns (PP1 to PP8)
- Supports rotated and non-rotated constellations
- Supports single and multiple PLPs
- Compliant with Nardig 2.2.2, D-Book 7.0 and Ghana test suite v1.1
- Automatic co-channel and adjacent channel interference suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Impulse-Noise suppression
- Advanced performance for SFN networks

■ DVB-T

- Compliant with ETSI EN 300 744
- Supports all guard intervals (1/32 to 1/4)
- Supports 2K and 8K FFT modes
- Supports all code rates (1/2, 2/3, 3/4, 5/6, 7/8)
- Supports all constellations (QPSK, 16-QAM, 64-QAM)
- Automatic co-channel and adjacent channel interference suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Impulse-Noise suppression
- Advanced performance for SFN networks

■ DVB-C

- Compliant with ETSI EN 300 429
- Supports symbol rate from 1 to 7.2 MHz
- Automatic symbol rate detection and QAM-mode detection
- All digital demodulation and timing recovery loops for tracking frequency and clock offset

■ DVB-S2/S

- Compliant with DVB-S2 (ETSI EN 302 307)
- Compliant with DVB-S (ETSI EN 300 421)
- DVB-S2:
 - Data Rate: 1-45 Msps
 - Constellations: QPSK and 8PSK
 - Code Rates: 1/2, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9 and 9/10
 - Roll-off factors for pulse shaping: 0.2, 0.25, and 0.35
- DVB-S:
 - Data Rate: 1-45 Msps
 - Code Rates: 1/2, 2/3, 3/4, 5/6, 7/8
- Directly interfaces with tuner for easy implementation
- Integrated dual A/D converters
- Carrier frequency acquisition range: $\pm 5\text{MHz}$
- Fast automatic blind scan of symbol rates and carrier frequencies
- Equalizer compensates for channel impairment
- DiSEqC™ 2.0 compatible with LNB controller

- Automatic co-channel and adjacent channel interference suppression
- Impulse-Noise suppression
- All digital demodulation and timing recovery loops for tracking frequency and clock offset
- Novel carrier recovery algorithms for tracking and compensating large phase noises
- Integrated FEC decoders for near Shannon limit performances

■ Miscellaneous

- For DVB-T2/T/C, accepts IF, low IF inputs
- For DVB-S2/S, accepts ZIF inputs
- Integrated signal quality and BER monitors
- Configurable parallel/serial MPEG-2 transport stream interface
- Fast channel acquisition and auto-scan time
- Clock generation from a single crystal
- On chip MCU to reduce host control overhead
- Supports I2C interface with bypass mode
- 48-pin LQFP package


General Description

The MSB1240 is a single chip demodulator supporting DVB-T2, DVB-T, DVB-C, DVB-S2 and DVB-S standards. The device integrates a house keeping microcontroller that takes care of all real time and algorithmic tasks simplifying the host control interface.


For DVB-T2/T/C, the MSB1240 front end can accept tuners that provide IF or low IF output. For DVB-S2/S, the MSB1240 front end can accept tuners that provide zero-IF output. A high rejection channel filter has been included easing the channel filtering requirement of the tuner whilst still meeting the stringent requirements for adjacent channel interference. The MSB1240 may be clocked directly using a crystal, typically 24MHz.

The MSB1240 is capable of blind acquisition of DVB-T/T2, DVB-C and DVB-S2/S signals. All parameters may be detected in this mode enabling fast and accurate auto scanning. Its frequency recovery circuit is able to compensate for all typical tuner and broadcast frequency errors.

Block Diagram



Pinning



Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units
3.3V Supply Voltages	V_{VDD_33}		3.6	V
1.15V Supply Voltages	V_{VDD_115}		1.26	V
Input Voltage (5V tolerant inputs)	$V_{IN5Vtol}$		5.0	V
Input Voltage (non 5V tolerant inputs)	V_{IN}		V_{VDD_33}	V
Storage Temperature	T_{STG}	-40	150	°C

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of the device. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units
3.3V Supply Voltages	V _{VDD_33}	3.14	3.3	3.46	V
1.15V Supply Voltages	V _{VDD_115}	1.09	1.15	1.21	V
Ambient Operating Temperature	T _A	0		70	°C
Junction Temperature	T _J			125	°C

12. LNB SUPPLY AND CONTROL IC

LNBH29

General Description

LNBH29 IC is intended for analog and digital Satellite receivers/Sat-TV, Sat-PC cards, the LNBH29 series is a monolithic voltage regulator and interface IC, assembled in QFN3x3-16L and QFN4x4-16L, specifically designed to provide the 13/18V power supply and the 22KHz tone signaling to the LNB down-converter in the antenna dish or to the multi-switch box. In this application field, it offers a complete solution with extremely low component count, low power dissipation together with simple design and I2C standard interfacing.


Key Features

- COMPLETE INTERFACE BETWEEN LNB AND I2C BUS
- BUILT-IN DC/DC CONVERTER FOR SINGLE 12V SUPPLY OPERATION AND HIGH EFFICIENCY (TYP. 93% @ 0.5A)
- SELECTABLE OUTPUT CURRENT LIMIT BY EXTERNAL RESISTOR
- COMPLIANT WITH MAIN SATELLITE RECEIVERS OUTPUT VOLTAGE SPECIFICATION
- ACCURATE BUILT-IN 22 kHz TONE GENERATOR SUITS WIDELY ACCEPTED STANDARDS
- 22 KHz TONE WAVEFORM INTEGRITY GUARANTEED ALSO AT NO LOAD CONDITION
- LOW-DROP POST REGULATOR AND HIGH EFFICIENCY STEP-UP PWM WITH INTEGRATED POWER N-MOS ALLOW LOW POWER LOSSES.
- OVERLOAD AND OVER-TEMPERATURE INTERNAL PROTECTIONS WITH I2C DIAGNOSTIC BITS
- LNB SHORT CIRCUIT DYNAMIC PROTECTION
- +/- 4KV E.S.D. TOLERANT ON OUTPUT POWER PINS

Applications

- LNB Power Supply and Control for Satellite Set Top Boxes

a) Package Reference



QFN 3X3 16L (TOP VIEW)
Same pin configuration for
QFN 4x4-16L package


13. TROUBLESHOOTING


A. NO BACKLIGHT PROBLEM

Problem: If TV is working, led is normal and there is no picture and backlight on the panel.


Possible causes: Backlight pin, dimming pin, backlight supply, stby on/off pin

BACKLIGHT_ON/OFF pin should be high when the backlight is ON. R23 must be low when the backlight is OFF. If it is a problem, please check Q35 and the panel cables. Also it can be tested in TP310 in main board.






- Please check mechanical position of CI module. Is it inserted properly or not?
- Detect ports should be low. If it is not low please check CI connector pins, CI module pins.



E. STAYING IN STAND-BY MODE

Problem: Staying in stand-by mode, no other operation

This problem indicates a short on Vcc voltages. Protect pin should be logic high while normal operation. When there is a short circuit protect pin will be logic low. If you detect logic low on protect pin, unplug the TV set and control voltage points with a multimeter to find the shorted voltage to ground.




F. IR PROBLEM


Problem: LED or IR not working

Check LED card supply on MB100 chasis.

For USB 3.0 ports:




For USB 2.0 port:



i. NO SOUND PROBLEM

Problem: No audio at main TV speaker outputs.

Check supply voltages of 24V VDD_AUDIO, 3.3V AUDIO_AVDD and AUDIO_DVDD with a voltage-meter. There may be a problem in headphone connector or headphone detect circuit (when headphone is connected, speakers are automatically muted). Measure voltage at HP_DETECT pin, it should be 3.3v.



J. STANDBY ON/OFF PROBLEM

Problem: Device can not boot, TV hangs in standby mode.


There may be a problem about power supply. Check main supplies with a voltage-meter. Also there may be a problem about SW. Try to update TV with latest SW. Additionally it is good to check SW printouts via Teraterm. These printouts may give a clue about the problem. You can use mini scart for terraterm connection.

K. NO SIGNAL PROBLEM

Problem: No signal in TV mode.


Check tuner supply voltage; 5V_VCC, 3V3_TUNER and 1V8_TUNER. Check tuner options are correctly set in Service menu. Check AGC voltage at IF_AGC pin of tuner.


14. GENERAL BLOCK DIAGRAM




MB100 Block Diagram

15. PLACEMENT OF BLOCKS







SCART 1




SUB WOOFER AMP




YPBPR INPUT
or **SOUNDBAR & SUBWOOFER**




VGA INPUT
VGA CONNECT




SLIM SIDE AV




YPBPR AUDIO & SUB WOOFER




hotel tv locatel




AUDIO




HEADPHONE OUTPUT




DAC for bathroom speaker




Bathroom Speaker Amplifier





BATHROOM SPK.
















SUB WOOFER PREAMP




























DDR TERMINATION VOLTAGE





RESET LEAKAGE TR...





PANEL SUPPLY SWITCH
















LED DRIVER CIRCUIT


MAINBOARD SOCKET




PINGOOD OPS.




PRIMER-SECONDER ARA MALZEMELER




WITHDRAWAL DE-SARJ



DISCRETE BRIDGE OPS.



X_CAP KOMBINASYONU



PROJECT NAME : 17ips20-r9

A3

SCH NAME :3

T. SHT3

DRAWN BY :<YOUR NAME HERE>

07-11-2014_16:03