

General Description

The AOZ8900 is a transient voltage suppressor array designed to protect high speed data lines from Electro Static Discharge (ESD) and lightning.

This device incorporates eight surge rated, low capacitance steering diodes and a Transient Voltage Suppressor (TVS) in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground. They may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 (\pm 15kV air, \pm 8kV contact discharge).

The AOZ8900 comes in RoHS compliant SOT-23 package. It is rated over a -40°C to +85°C ambient temperature range.

Features

- ESD protection for high-speed data lines:
 - Exceeds: IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact)
 - IEC 61000-4-5 (Lightning) 5A (8/20µs)
 - Human Body Model (HBM) ±15kV
- Small package saves board space
- Low insertion loss
- Protects four I/O lines
- Low clamping voltage
- Low operating voltage: 5.0V

Applications

- USB 2.0 Power and Data Line Protection
- Video Graphics Cards
- Monitors and Flat Panel Displays
- Digital Video Interface (DVI)



Typical Application




Figure 1. 2 USB High Speed Ports




Ordering Information

Part Number	Ambient Temperature Range	Package	Environmental		
AOZ8900CI	-40°C to +85°C	SOT23-6	RoHS Compliant		

All AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. RoHS Please visit www.aosmd.com/web/quality/rohs_compliant.jsp for additional information.

Pin Configuration



Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
VP – VN	6V
Peak Pulse Current (I _{PP}), t _P = 8/20µs	5A
Peak Power Dissipation (8 x 20µs@ 25°C)	50W
Storage Temperature (T _S)	-65°C to +150°C
ESD Rating per IEC61000-4-2, contact ⁽¹⁾	±8kV
ESD Rating per IEC61000-4-2, air ⁽²⁾	±15kV
ESD Rating per Human Body Model ⁽²⁾	±15kV
Junction Temperature (T _J)	-40°C to +125°C

Notes:

1. IEC 61000-4-2 discharge with $C_{\text{Discharge}} = 150 \text{pF}$, $R_{\text{Discharge}} = 330 \Omega$.

2. Human Body Discharge per MIL-STD-883, Method 3015 $C_{Discharge} = 100 pF$, $R_{Discharge} = 1.5 k\Omega$.

Electrical Characteristics

 $T_A = 25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{RWM}	Reverse Working Voltage	Between pin 5 and 2 ⁽⁴⁾			5.5	V
V _{BR}	Reverse Breakdown Voltage	$I_{T} = 1$ mA, between pins 5 and 2 ⁽⁵⁾	6.6			V
I _R	Reverse Leakage Current	$V_{RWM} = 5V$, between pins 5 and 2			1	μA
V _F	Diode Forward Voltage	l _f = 15mA	0.7	0.85	0.95	V
V _{CL}	Channel Clamp Voltage Positive Transients Negative Transient	ge $I_{PP} = 1A$, tp = 100ns, any I/O pin to Ground ⁽³⁾⁽⁶⁾⁽⁸⁾		10.50 -2.00	V V	
	Channel Clamp Voltage Positive Transients Negative Transient	$I_{PP} = 5A$, tp = 100ns, any I/O pin to Ground ⁽³⁾⁽⁶⁾⁽⁸⁾			12.50 -3.50	V V
	Channel Clamp Voltage Positive Transients Negative Transient	$I_{PP} = 12A$, tp = 100ns, any I/O pin to Ground ⁽³⁾⁽⁶⁾⁽⁸⁾			15.50 -5.00	V V
Cj	Junction Capacitance	$V_R = 0V$, f = 1Mhz, any I/O pin to Ground ⁽³⁾⁽⁷⁾		1.25	1.3	pF
ΔCj	Channel Input Capacitance Matching	$V_R = 0V$, f = 1Mhz, between I/O pins ⁽³⁾⁽⁷⁾			0.03	pF

Notes:

3. These specifications are guaranteed by design.

4. The working peak reverse voltage, V_{RWM} , should be equal to or greater than the DC or continuous peak operating voltage level.

5. V_{BR} is measured at the pulse test current I_T.


6. Measurements performed with no external capacitor on V_P (Pin 5 floating).

7. Measurements performed with V_P biased to 3.3 Volts (Pin 5 @ 3.3V).

8. Measurements performed using a 100 nSec Transmission Line Pulse (TLP) system.



Typical Performance Characteristics



Application Information

The AOZ8900 TVS is design to protect four data lines from fast damaging transient over-voltage by clamping it to a reference. When the transient on a protected data line exceed the reference voltage the steering diode is forward bias thus, conducting the harmful ESD transient away from the sensitive circuitry under protection.

PCB Layout Guidelines


Printed circuit board layout is the key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the simplest and most important design rule to follow. The AOZ8900 devices should be located as close as possible to the noise source. The placement of the AOZ8900 devices should be used on all data and power lines that enter or exit the PCB at the I/O connector. In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Placing the AOZ8900 devices as close as possible to the noise source ensures that a surge voltage will be clamped before the pulse can be coupled into adjacent PCB traces. In addition, the PCB should use the shortest possible traces. A short trace length equates to low impedance, which ensures that the surge energy will be dissipated by the AOZ8900 device. Long signal traces will act as antennas to receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced. Minimize interconnecting line lengths by placing devices with the most interconnect as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC's signal ground can cause ground bounce. The clamping performance of TVS diodes on a single ground PCB can be improved by minimizing the impedance with relatively short and wide ground traces. The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS's clamping voltage. The inductance of the PCB can be

reduced by using short trace lengths and multiple layers with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design. The AOZ8900 ultra-low capacitance TVS is designed to protect four high speed data transmission lines from transient over-voltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges. When the voltage on the protected line exceeds the reference voltage the internal steering diodes are forward biased, conducting the transient current away from the sensitive circuitry.

Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:

- 1. Place the TVS near the IO terminals or connectors to restrict transient coupling.
- 2. Fill unused portions of the PCB with ground plane.
- 3. Minimize the path length between the TVS and the protected line.
- 4. Minimize all conductive loops including power and ground loops.
- 5. The ESD transient return path to ground should be kept as short as possible.
- 6. Never run critical signals near board edges.
- 7. Use ground planes whenever possible.
- 8. Avoid running critical signal traces (clocks, resets, etc.) near PCB edges.
- 9. Separate chassis ground traces from components and signal traces by at least 4mm.
- 10. Keep the chassis ground trace length-to-width ratio <5:1 to minimize inductance.
- 11. Protect all external connections with TVS diodes.







IEEE1394 Port Connection



Package Dimensions, SOT23-6L



RECOMMENDED LAND PATTERN



Dimensions in millimeters

Symbols	Min.	Nom.	Max.			
А	0.90	0.90 — 1.25				
A1	0.00	_	0.15			
A2	0.80	1.10	1.20			
b	0.30	0.40	0.50			
С	0.08 0.13 0.2		0.20			
D	2.70	2.90	3.10			
Е	2.50	2.80	3.10			
E1	1.50 1.60 1.70		1.70			
е	0.95 BSC					
e1	1.90 BSC					
L	0.30 — 0.0		0.60			
θ1	0 °	—	8°			

Dimensions in inches

Symbols	Min. Nom.		Max.			
Α	0.035	0.035 — 0				
A1	0.00	—	0.006			
A2	0.031	0.043	0.047			
b	0.012	0.016	0.020			
С	0.003	0.005	0.008			
D	0.106	0.114	0.122			
E	0.098	0.110	0.122			
E1	0.059	0.063	0.067			
е	0.037 BSC					
e1	0.075 BSC					
L	0.012	_	0.024			
θ1	0°		8°			

Notes:

1. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils each.


2. Dimension "L" is measured in gauge plane.

3. Tolerance ± 0.100 mm (4 mil) unless otherwise specified.


4. Followed from JEDEC MO-178C & MO-193C.

6. Controlling dimension is millimeter. Converted inch dimensions are not necessarily exact.

Tape and Reel Dimensions, SOT23-6L




Reel



Tape Size	Reel Size	М	N	W	W1	Н	К	S	G	R	V
8mm	ø180	ø180.00 ±0.50	ø60.50	9.00 ±0.30	11.40 ±1.00	ø13.00 +0.50 / -0.20	10.60	2.00 ±0.50	ø9.00	5.00	18.00


Leader/Trailer and Orientation



Κ



Part Marking



This datasheet contains preliminary data; supplementary data may be published at a later date.

Alpha & Omega Semiconductor reserves the right to make changes at any time without notice.

LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.