

HD43880

ANALOG CLOCK (4MHz COUNTER+DRIVER)

HD43880 is a standard C MOS IC for a quartz clock circuit of 4.19 MHz oscillation.

It contains oscillator, divider, output control circuit and output buffers for motor drive and alarm.

By applying low threshold technique and Si-gate LOCOS process, its power dissipation is reduced to the limit.

Output Buffers are designed to have very low impedance (max. 100 ohm at $I_{OUT}=5mA$) so that it may be used with any types of motors.

Two types of output waveforms are available according to the input of output control terminal.

One type is 16Hz output with 50% duty cycle for synchronous motor drive and the other is 1Hz output with the pulse width of 31.2ms alternating between OUT1 and OUT2 for stepping motor drive.

■ FEATURES

- Low power dissipation TYP. $30\mu A$ at 1.5V
- Low impedance output Buffer Max. 100ohm at 1.2V
- Two types of output waveforms available
- Output for alarm provided



(DP-8)


INDEX

1	O	8
2	Top	7
3	View	6
4		5

Terminal Assignment

Pin Number	Input	Output	Power Supply
1	T1		
2		ALARM	
3		OUT 1	
4		OUT 2	
5	OSC in		
6		OSC out	
7			$V_{ss}(-)$
8			$V_{DD}(+)$

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS



Parameter	Symbol	Rating	Unit
Supply Voltage	V_{DD}	-0.1 to +5.0	V
Operating Temperature	T_{op}	-20 to +75	°C
Storage Temperature	T_{stg}	-55 to +125	°C

■ OPERATING CHARACTERISTICS ($f_{osc} = 4.194\text{MHz}$, $T_a = 25^\circ\text{C}$)



Parameter & Function	Symbol	Conditions	min	typ	max	Unit
Operating Voltage	V_{DD}	$C_C = C_D = 15\text{pF}$ $C_{in} = 50\Omega$	1.15	1.5	2.5	V
Dissipation Current	I_{DD}	$C_C = C_D = 15\text{pF}$ $C_{in} = 50\Omega$, $V_{DD} = 15\text{V}$	—	30	50	μA
Starting Voltage for OSC	V_{start}	$C_C = C_D = 15\text{pF}$ $C_{in} = 50\Omega$	—	—	1.2	V
Frequency stability	$(\Delta f/f)/0.1\text{V}$	$C_C = C_D = 15\text{pF}$ $V_{DD} = 1.4\text{--}1.5\text{V}$	—	—	0.5	ppm/0.1V
Output Driver resistance	R SAT 1 (P+N)	$V_{DD} = 1.2\text{V}$ $I_o = 5\text{mA}$	—	—	100	Ω
Alarm driver resistance	R SAT 2 (P or N)	$V_{DD} = 1.5\text{V}$ $I_o = 0.1\text{mA}$	—	—	5	$\text{k}\Omega$
Output Waveform		$T_1 = \text{open or } V_{SS}(-)$ $T_1 = V_{DD}(+)$	—	0.5Hz pulse width 31.2ms	—	16Hz duty 50%
Alarm			—	1024Hz duty 50%	—	

■ OUTPUT WAVEFORMS

(1) 50% duty cycle



(2) Alternating between OUT 1 and OUT 2



(3)



■ CUSTOM VERSIONS

HD43880 has some flexibility to accept variety of customer's demand, so it can be modified in respect to the following items with alternative metal masks.

■ POSSIBLE MODIFICATIONS

Items	Options	Units
Output Frequency	with 50% duty 0.5, (1), (2), 4, 8, 16, 64 (See Note 1)	Hz
	with pulse width 0.5, 1, 2, 4, 8	Hz
Output Pulse width	23.4, 31.2, 39.1, 46.9	ms
Alarm Frequency	64, 128, 256, 512, 1024, 2048, 4096, 8192	Hz
Alarm Modulation Frequency (See Note 2)	0.5, 1, 2, 4, 8, 16	Hz
Pin Configuration & Reset Function	<p>The diagram shows three pin configurations for the HD43880. The first two are for the e1115 and ICM7038 types, which have 8 pins. Pin 1 is V_{DD}, Pin 2 is V_{SS}, Pin 3 is Out 1, Pin 4 is T₁ (Reset), Pin 5 is Out 2, Pin 6 is Alarm, Pin 7 is OSC Out, and Pin 8 is OSC In. The third configuration is for the Basic (MN6052 type), which has 10 pins. Pin 1 is T₁ (Reset), Pin 2 is Alarm, Pin 3 is Out 1, Pin 4 is Out 2, Pin 5 is OSC In, Pin 6 is OSC Out, Pin 7 is V_{SS}, Pin 8 is V_{DD}, and Pins 9 and 10 are not labeled.</p> <p>T₁ terminal can be replaced by Reset in any types of Pin configuration above.</p>	

Note 1) Except 1Hz and 2Hz output, any combinations between output with 50% duty cycle and that with pulse width are possible.
These two are switched by the level of T₁ terminal mentioned in General Description.

2) Alarm output can be modulated by frequency signal as follows.

■ MODULATED ALARM WAVEFORMS

