9.0 INTERRUPTS

The PIC18F2480/2580/4480/4580 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (00008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

PIC18F2480/2580/4480/4580



9.1 **INTCON Registers**

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

REGISTER 9

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/\
GIE/GIEF	I PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RE
bit 7							
GIE/GIEH:	Global Interrup	t Enable bit					
	<u>N = 0:</u> es all unmasked es all interrupts	interrupts					
<u>When IPEI</u> 1 = Enable	-						
	.: Peripheral Inte	, ,	bit				
When IPE	•	peripheral in					
When IPE		peripheral ir					
	MR0 Overflow I						
	es the TMR0 ove es the TMR0 ove						
INTOIE: IN	T0 External Inte	rrupt Enable	bit				
	es the INT0 exte es the INT0 exte						
RBIE: RB	Port Change Int	errupt Enable	e bit				
	es the RB port ch es the RB port c						
TMR0IF: T	MR0 Overflow I	nterrupt Flag	bit				
	register has ove register did not	•	st be cleared	t in softwa	re)		
	T0 External Inte						
	T0 external inte T0 external inte			cleared in s	software)		
RBIF: RB	Port Change Inte	errupt Flag b	it				
	t one of the RB7 of the RB7:RB4			e (must be	cleared in s	oftware)	
Note:	A mismatch co mismatch cond				-	RTB will er	nd the

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

PIC18F2480/2580/4480/4580

REGISTER 9-2:	INTCON2	: INTERRU			TER 2			
	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP		RBIP
	bit 7							bit 0
bit 7	RBPU: PC	RTB Pull-up	Enable bit					
		 1 = All PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values 						
bit 6	INTEDG0:	External Inte	rrupt 0 Edge	e Select bit				
		upt on rising e upt on falling (
bit 5	INTEDG1:	External Inte	rrupt 1 Edge	e Select bit				
	 1 = Interrupt on rising edge 0 = Interrupt on falling edge 							
bit 4	INTEDG2:	External Inte	rrupt 2 Edge	e Select bit				
		upt on rising e upt on falling (0					
bit 3	Unimplem	nented: Read	as '0'					
bit 2	TMR0IP: T	MR0 Overflo	w Interrupt I	Priority bit				
	1 = High p 0 = Low p							
bit 1	Unimplem	nented: Read	as '0'					
bit 0		Port Change	Interrupt Pr	iority bit				
	1 = High p 0 = Low p	-						
	Legend:							
	R = Reada	able bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'
	-n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-3:	INTCON3:	INTERRU	PT CONTI		STER 3			
	R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF
	bit 7							bit 0
bit 7	INT2IP: IN	T2 External	Interrupt Pri	ority bit				
	1 = High p 0 = Low pr	•						
bit 6	INT1IP: INT1 External Interrupt Priority bit							
	1 = High p 0 = Low pr	,						
bit 5	Unimplem	Unimplemented: Read as '0'						
bit 4	INT2IE: IN	T2 External	Interrupt En	able bit				
			external inte external inte	•				
bit 3	INT1IE: IN	T1 External	Interrupt En	able bit				
			external inte external inte	•				
bit 2	Unimplem	ented: Read	d as '0'					
bit 1	INT2IF: INT	T2 External	Interrupt Fla	g bit				
			interrupt oc interrupt dic	curred (mus [.] I not occur	t be cleared	in software)		
bit 0	INT1IF: INT	T1 External	Interrupt Fla	g bit				
			interrupt oc interrupt dic	curred (mus I not occur	t be cleared	in software)		
	Legend:							
	R = Reada	ble bit	W = V	Vritable bit	U = Unir	nplemented	bit, read as	'O'

Logona.				
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request (Flag) registers (PIR1, PIR2).

- **Note 1:** Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

7	PSPIF: Parallel Slave F	ort Read/Write Interrup	ot Flag bit ⁽¹⁾
	1 = A read or a write op0 = No read or write had		e (must be cleared in software)
	Note 1: This bit is re	eserved on PIC18F2X8	0 devices; always maintain this bit clear.
t 6	ADIF: A/D Converter In	terrupt Flag bit	
	1 = An A/D conversion0 = The A/D conversion		eared in software)
t 5	RCIF: EUSART Receiv	e Interrupt Flag bit	
	1 = The EUSART receiv 0 = The EUSART receiv		II (cleared when RCREG is read)
t 4	TXIF: EUSART Transm	it Interrupt Flag bit	
	1 = The EUSART trans 0 = The EUSART trans		mpty (cleared when TXREG is written)
t 3	SSPIF: Master Synchro	nous Serial Port Interru	upt Flag bit
	1 = The transmission/re0 = Waiting to transmit/		ust be cleared in software)
t 2	CCP1IF: CCP1 Interrup	ot Flag bit	
	Capture mode:		
	1 = A TMR1 register ca 0 = No TMR1 register c		e cleared in software)
	Compare mode:		
	1 = A TMR1 register co 0 = No TMR1 register c	•	(must be cleared in software) d
	<u>PWM mode:</u> Unused in this mode.		
t 1	TMR2IF: TMR2 to PR2	Match Interrupt Flag bi	t
	1 = TMR2 to PR2 matc 0 = No TMR2 to PR2 m		eared in software)
t 0	TMR1IF: TMR1 Overflo	w Interrupt Flag bit	
	1 = TMR1 register over 0 = MR1 register did no		d in software)
	Legend:		
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

x = Bit is unknown

'0' = Bit is cleared

REGISTER 9-5:	PIR2: PEF	RIPHERAL		JPT REQU	IEST (FLA	G) REGIS	TER 2	
	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	OSCFIF	CMIF ⁽¹⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽¹⁾
	bit 7	1						bit 0
bit 7	OSCFIF: (Dscillator Fa	il Interrupt F	lag bit				
	0 = Syster	m clock ope	rating		hanged to II	NTOSC (mu	ist be cleare	ed in software)
bit 6		nparator Inte						
		 1 = Comparator input has changed (must be cleared in software) 0 = Comparator input has not changed 						
bit 5	Unimplem	ented: Rea	d as '0'					
bit 4		a EEPROM/		-	-	-		
		 1 = The write operation is complete (must be cleared in software) 0 = The write operation is not complete, or has not been started 						
bit 3	BCLIF: Bus Collision Interrupt Flag bit							
		collision oc		t be cleared	l in software	e)		
		s collision o						
bit 2		ligh/Low-Vo	•		•			
		voltage con evice voltag		•		,	int	
bit 1	TMR3IF: T	MR3 Overfl	ow Interrup	t Flag bit				
		register over register did			ed in softwa	are)		
bit 0	ECCP1IF:	CCPx Inter	rupt Flag bit	(1)				
		<u>ode:</u> R1 register c IR1 register			be cleared i	n software)		
	0 = No TM	R1 register o IR1 register	•			cleared in s	oftware)	
	<u>PWM mod</u> Unused in							
	Note 1:	These bits	are availab	le in PIC18	F4X80 and	reserved in	PIC18F2X8	0 devices.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 9-6:	PIR3: PERIPHERAL INTI	ERRUPT REQU	JEST (FLA	G) REGIST	ER 3	
Mode 0	R/W-0 R/W-0 R/V	V-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
induc u	IRXIF WAKIF ERF	RIF TXB2IF	TXB1IF ⁽¹⁾	TXB0IF ⁽¹⁾	RXB1IF	RXB0IF
	R/W-0 R/W-0 R/W	V-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Mode 1, 2	IRXIF WAKIF ERF		TXB1IF ⁽¹⁾	TXB0IF ⁽¹⁾	RXBnIF	FIFOWMIF
	bit 7					bit 0
bit 7	IRXIF: CAN Invalid Receive	•				
	 1 = An invalid message has 0 = No invalid message on (CAN DUS			
bit 6	WAKIF: CAN bus Activity W		Flag bit			
	1 = Activity on CAN bus has		Ū			
	0 = No activity on CAN bus					
bit 5	ERRIF: CAN bus Error Inter		(14 I	,		
	1 = An error has occurred in 0 = No CAN module errors	the CAN module	e (multiple sc	ources)		
bit 4	When CAN is in Mode 0:					
	TXB2IF: CAN Transmit Buff	er 2 Interrupt Fla	g bit			
	1 = Transmit Buffer 2 has c				may be rel	oaded
	0 = Transmit Buffer 2 has n		nsmission of	a message		
	When CAN is in Mode 1 or 2 TXBnIF: Any Transmit Buffe		vit			
	1 = One or more transmit			mission of a	a message	and may be
	reloaded					
	0 = No transmit buffer is rea		(1)			
bit 3	TXB1IF: CAN Transmit Buff	•	•			a da d
	1 = Transmit Buffer 1 has co 0 = Transmit Buffer 1 has no				nay be reic	baded
bit 2	TXB0IF: CAN Transmit Buff			incoorage		
	1 = Transmit Buffer 0 has co	•	•	essage and r	nay be relo	aded
	0 = Transmit Buffer 0 has no	ot completed tran	smission of a	a message		
bit 1	When CAN is in Mode 0: RXB1IF: CAN Receive Buffe	or 1 Interrupt Elev	a hit			
	1 = Receive Buffer 1 has rec					
	0 = Receive Buffer 1 has no		•			
	When CAN is in Mode 1 or 2					
	RXBnIF: Any Receive Buffe					
	 1 = One or more receive but 0 = No receive buffer has re 			sage		
bit 0	When CAN is in Mode 0:		oougo			
	RXB0IF: CAN Receive Buffe	er 0 Interrupt Flag	g bit			
	1 = Receive Buffer 0 has rec		0			
	0 = Receive Buffer 0 has noWhen CAN is in Mode 1:	t received a new	message			
	Unimplemented: Read as '	0'				
	When CAN is in Mode 2:					
	FIFOWMIF: FIFO Waterman		bit			
	1 = FIFO high watermark is					
	0 = FIFO high watermark is		aroad to (c)			
	Note 1: In CAN Mode 1	anu ∠, this dit is f				
	Legend:]
						(0)

FER 9-6:	PIR3: PERIPHERAL	INTERRUPT REQUEST	(FLAG) REGISTER 3	

R = Readable bit

-n = Value at POR

W = Writable bit

'1' = Bit is set

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-7:	PIE1: PERIPHERAL	INTERRUPT ENABLE REGISTER 1

ER 9-7.	FIEL FERIFIERAL INTERROFT ENABLE REGISTER T											
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE				
	bit 7							bit 0				
bit 7	PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit ⁽¹⁾											
	 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt 											
	Note 1: This bit is reserved on PIC18F2X80 devices; always maintain this bit clear.											
bit 6	ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt 0 = Disables the A/D interrupt											
bit 5			ve Interrupt	Enable bit								
bit o	1 = Enables	s the EUSA	RT receive i	nterrupt								
bit 4	TXIE: EUSART Transmit Interrupt Enable bit											
			RT transmit RT transmit									
bit 3	SSPIE: Master Synchronous Serial Port Interrupt Enable bit											
	 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt 											
bit 2	CCP1IE: CCP1 Interrupt Enable bit											
	 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt 											
bit 1	TMR2IE: T	MR2 to PR2	2 Match Inte	rrupt Enable	bit							
	 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt 											
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit											
	 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt 											
	Legend:											
	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'											
	-n = Value a	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown				

PIC18F2480/2580/4480/4580

ER 9-8:	PIE2: PEF	RIPHERAL	INTERRU	IPT ENAB	LE REGIS	TER 2							
	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	OSCFIE	CMIE ⁽¹⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽²⁾					
	bit 7	i i						bit 0					
bit 7	OSCFIE: (Oscillator Fail	Interrupt I	Enable bit									
	1 = Enabl 0 = Disab												
bit 6	CMIE: Cor	CMIE: Comparator Interrupt Enable bit ⁽¹⁾											
	1 = Enabl 0 = Disab												
bit 5	Unimplem	Unimplemented: Read as '0'											
bit 4	EEIE: Data EEPROM/Flash Write Operation Interrupt Enable bit												
	1 = Enabl 0 = Disab												
bit 3	BCLIE: Bus Collision Interrupt Enable bit												
	1 = Enabl 0 = Disab												
bit 2	HLVDIE: High/Low-Voltage Detect Interrupt Enable bit												
	1 = Enabl 0 = Disab												
bit 1	TMR3IE: 1	MR3 Overflo	w Interrup	t Enable bit									
	1 = Enabl 0 = Disab												
bit 0	ECCP1IE:	CCP1 Interr	upt Enable	bit ⁽²⁾									
	1 = Enabl 0 = Disab												
	Note 1:	This bit is a	vailable in	PIC18F4X8	0 devices a	nd reserved	in PIC18F2	2X80 devices.					
	2:	This bit is a	vailable in	PIC18F4X8	0 devices o	nly.							

REGISTER 9-8

.1 L

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 9-9:	PIE3: PEI	RIPHERAI			BLE REGIS	STER 3					
Mode 0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
Mode u	IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE ⁽¹⁾	TXB0IE ⁽¹⁾	RXB1IE	RXB0IE			
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
Mode 1, 2	IRXIE	WAKIE	ERRIE	TXBnIE	TXB1IE ⁽¹⁾	TXB0IE ⁽¹⁾	RXBnIE	FIFOWMIE			
	bit 7							bit 0			
bit 7		RXIE: CAN Invalid Received Message Interrupt Enable bit 1 = Enable invalid message received interrupt									
	0 = Disabl	0 = Disable invalid message received interrupt									
bit 6		VAKIE: CAN bus Activity Wake-up Interrupt Enable bit L = Enable bus activity wake-up interrupt 									
	 0 = Disable bus activity wake-up interrupt 										
bit 5	1 = Enable	ERRIE: CAN bus Error Interrupt Enable bit L = Enable CAN bus error interrupt D = Disable CAN bus error interrupt									
bit 4	TXB2IE: (When CAN is in Mode 0: TXB2IE: CAN Transmit Buffer 2 Interrupt Enable bit 1 = Enable Transmit Buffer 2 interrupt									
	 Disable Transmit Buffer 2 interrupt 										
	When CAN is in Mode 1 or 2: TXBnIE: CAN Transmit Buffer Interrupts Enable bit										
	0 = Disabl	 1 = Enable transmit buffer interrupt; individual interrupt is enabled by TXBIE and BIE0 0 = Disable all transmit buffer interrupts 									
bit 3		TXB1IE: CAN Transmit Buffer 1 Interrupt Enable bit ⁽¹⁾ 1 = Enable Transmit Buffer 1 interrupt									
	0 = Disabl	0 = Disable Transmit Buffer 1 interrupt									
bit 2	1 = Enable	TXB0IE: CAN Transmit Buffer 0 Interrupt Enable bit ⁽¹⁾ 1 = Enable Transmit Buffer 0 interrupt 0 = Disable Transmit Buffer 0 interrupt									
bit 1		<u>N is in Mode</u>			abla bit						
	1 = Enable	e Receive E	Buffer 1 inte								
		e Receive I N is in Mode		enupt							
				terrupts Ena		anablad by					
		e all receive			i interrupt is	enabled by	DIEU				
bit 0		<u>N is in Mode</u> CAN Receiv		Interrupt En	able bit						
		e Receive E e Receive F									
	0 = Disable Receive Buffer 0 interrupt <u>When CAN is in Mode 1:</u>										
	Unimplemented: Read as '0' When CAN is in Mode 2:										
				errupt Enab	le bit						
		e FIFO wate e FIFO wat									
					forced to '0'.	_					
	Legend:										

R = Readable bit W = Writable bit U = Unimplemented bit, read as	s 'O'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is	unknown

9.4 **IPR Registers**

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers (IPR1, IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER

ER 9-10:	IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1											
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP				
	bit 7			1			ļ	bit 0				
bit 7	PSPIP: Parallel Slave Port Read/Write Interrupt Priority bit ⁽¹⁾											
	1 = High pi 0 = Low pr											
	Note 1:	This bit is I	reserved on	PIC18F2X8	0 devices; a	lways mainta	ain this bit s	et.				
bit 6	ADIP: A/D Converter Interrupt Priority bit											
	1 = High pi 0 = Low pr											
bit 5	RCIP: EUS	ART Recei	ve Interrupt	Priority bit								
	1 = High pi 0 = Low pr	•										
bit 4	TXIP: EUSART Transmit Interrupt Priority bit											
	1 = High p 0 = Low pr											
bit 3	SSPIP: Master Synchronous Serial Port Interrupt Priority bit											
	 1 = High priority 0 = Low priority 											
bit 2	CCP1IP: CCP1 Interrupt Priority bit											
	1 = High p 0 = Low pr	•										
bit 1	TMR2IP: TMR2 to PR2 Match Interrupt Priority bit											
	1 = High pi 0 = Low pr	•										
bit 0	TMR1IP: TMR1 Overflow Interrupt Priority bit											
	1 = High pi 0 = Low pr	•										
	Legend:]				
	R = Readal	ole bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'				

R = Readable bit	VV = VVritable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7 OSCFIP: Oscillator Fail Interrupt Priority bit 1 = High priority 0 = Low priority bit 6 CMIP: Comparator Interrupt Priority bit ⁽¹⁾ 1 = High priority 0 = Low priority bit 5 Unimplemented: Read as '0' bit 4 EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit 1 = High priority 0 = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit ⁽²⁾ 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit ⁽²⁾ 1 = High priority 0 = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices	REGISTER 9-11:	IPR2: PER	IPHERAL	INTERRU	JPT PRIO	RITY REG	ISTER 2					
bit 7 OSCFIP: Oscillator Fail Interrupt Priority bit 1 = High priority 0 = Low priority bit 6 CMIP: Comparator Interrupt Priority bit ⁽¹⁾ 1 = High priority 0 = Low priority bit 5 Unimplemented: Read as '0' bit 4 EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit 1 = High priority 0 = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority bit 1 TIMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit ⁽²⁾ 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit ⁽²⁾ 1 = High priority 0 = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices		R/W-1		U-0	R/W-1	R/W-1	R/W-1	R/W-1				
bit 7 OSCFIP: Oscillator Fail Interrupt Priority bit 1 = High priority 0 = Low priority bit 6 CMIP: Comparator Interrupt Priority bit ⁽¹⁾ 1 = High priority 0 = Low priority bit 5 Unimplemented: Read as '0' bit 4 EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit 1 = High priority 0 = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit ⁽²⁾ 1 = High priority 0 = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices		OSCFIP	CMIP ⁽¹⁾		EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽²⁾			
 l = High priority l = Low priority bit 6 CMIP: Comparator Interrupt Priority bit⁽¹⁾ l = High priority l = Wigh priority bit 5 Unimplemented: Read as '0' bit 4 EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit l = High priority o = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority o = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority o = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit l = High priority o = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority o = Low priority bit 1 TMR3IP: CCP1 Interrupt Priority bit⁽²⁾ l = High priority o = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ l = High priority o = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices 		bit 7							bit 0			
 0 = Low priority bit 6 CMIP: Comparator Interrupt Priority bit⁽¹⁾ 1 = High priority 0 = Low priority bit 5 Unimplemented: Read as '0' bit 4 EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit 1 = High priority 0 = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit	bit 7	OSCFIP: O	scillator Fail	Interrupt	Priority bit							
bit 6 CMIP: Comparator Interrupt Priority bit ⁽¹⁾ 1 = High priority 0 = Low priority bit 5 Unimplemented: Read as '0' bit 4 EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit 1 = High priority 0 = Low priority 0 = Low priority 0 = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority 0 = Low priority 0 = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit ⁽²⁾ 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit ⁽²⁾ 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit ⁽²⁾ 1 = High priority 0 = Low priority 0 = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices												
 l = High priority o = Low priority bit 5 Unimplemented: Read as '0' bit 4 EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit 1 = High priority o = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority o = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority o = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority o = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority o = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority o = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority o = Low priority bit 0 ECCP1IP: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices 	bit 6	•	•	rrunt Drior	ity hit(1)							
 bit 5 Unimplemented: Read as '0' bit 4 EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit 1 = High priority 0 = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority bit 0 ECCP1IP: CIP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority bit 0 = Low priority 	DILO		•	nupt Filor								
 bit 4 EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit 1 = High priority 0 = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority bit 0 = Low priority bit 0 = Low priority bit 1 = High priority 0 = Low priority bit 0 = Low priority bit 1 = High priority 0 = Low priority bit 2 = High priority 0 = Low priority bit 3 = High priority 0 = Low priority bit 4 = High priority 0 = Low priority bit 5 = Low priority bit 6 = Low priority 0 = Low priority <li< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></li<>												
 l = High priority l = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit l = High priority o = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit l = High priority o = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit l = High priority o = Low priority bit 1 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ l = High priority o = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ l = High priority o = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices 	bit 5	Unimpleme										
 0 = Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority 	bit 4	EEIP: Data	-									
 bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority bit 0 = Low priority 		5 T 5										
 l = High priority o = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority o = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority o = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority o = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority o = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices 			•									
 0 = Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit = High priority 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit = High priority = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ = High priority = Low priority = Low priority = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices 	bit 3			iterrupt Pri	ority bit							
 bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority 0 = Low priority 0 = Low priority 1 = High priority 0 = Low priority 		• •	•									
 1 = High priority 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority 0 = Low priority 1 = High priority 0 = Low priority 	bit 2		•	age Detec	t Interrupt F	Priority bit						
 0 = Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices 	~		-	age zeree								
 1 = High priority 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority 0 = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices 												
 0 = Low priority bit 0 ECCP1IP: CCP1 Interrupt Priority bit⁽²⁾ 1 = High priority 0 = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices 	bit 1	TMR3IP: T	MR3 Overflo	w Interrup	t Priority bi							
bit 0 ECCP1IP: CCP1 Interrupt Priority bit ⁽²⁾ 1 = High priority 0 = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices		• •	•									
 1 = High priority 0 = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices 					(2)							
 0 = Low priority Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 devices 	bit 0			upt Priority	bit ^(_)							
	Note 1: This bit is available in PIC18F4X80 devices and reserved in PIC18F2X80 device											
2: This bit is available in PIC18F4X80 devices only.		2:	This bit is a	vailable in	PIC18F4X	30 devices c	only.					
		Legend:										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

 $\ensuremath{\textcircled{}^{\odot}}$ 2004 Microchip Technology Inc.

ER 9-12:	IPR3: PE	RIPHERA	L INTERR	UPT PRIC	RITY REG	ISTER 3					
Mada 0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
Mode 0	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXB1IP	RXB0IP			
Mode 1, 2	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
,	IRXIP	WAKIP	ERRIP	TXBnIP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXBnIP	FIFOWMIP			
	bit 7							bit 0			
bit 7		N Invalid P	acaivad Ma	esado Intor	rupt Priority	bit					
	1 = High p			ssaye mei	rupt Friority	UIL					
	0 = Low p										
bit 6		CAN bus Act	ivity Wake-	up Interrupt	Priority bit						
	1 = High p 0 = Low p										
bit 5	-	AN bus Erro	or Interrunt	Priority bit							
bit 5	1 = High p		n interrupt	i nonty bit							
	0 = Low p	riority									
bit 4		N is in Mode									
		CAN Transn	hit Buffer 2	Interrupt Pr	ority bit						
	1 = High priority 0 = Low priority										
	When CAN is in Mode 1 or 2: TXBnIP: CAN Transmit Buffer Interrupt Priority bit										
	1 = High p		nit Buffer In	terrupt Prio	rity bit						
	0 = Low p	•									
bit 3	TXB1IP: (CAN Transn	nit Buffer 1	Interrupt Pri	ority bit ⁽¹⁾						
	1 = High p										
h # 0	0 = Low p	-		Into result De	arity (1)						
bit 2	1 = High p	CAN Transn	iit Buller U	interrupt Pri							
	0 = Low p										
bit 1		N is in Mode									
		CAN Receiv	e Buffer 1	nterrupt Pri	ority bit						
	1 = High priority 0 = Low priority										
	When CA	N is in Mode	e 1 or 2:								
	RXBnIP: 1 = High p	CAN Receiv	e Buffer In	terrupts Pric	ority bit						
	1 = Hight p 0 = Low p										
bit 0	When CA	N is in Mode									
	RXB0IP: CAN Receive Buffer 0 Interrupt Priority bit										
	1 = High priority 0 = Low priority										
	When CAN is in Mode 1:										
	Unimplemented: Read as '0'										
	When CAN is in Mode 2: FIFOWMIP: FIFO Watermark Interrupt Priority bit										
	1 = High p			enuptenun	ity Dit						
	0 = Low p										
	Note 1:	In CAN M	ode 1 and 2	2, this bit is	forced to '0'.						
	Legend:										
	R = Reada	able bit	W = Wri	table bit	U = Un	implemente	d bit, read a	s '0'			

REGISTER 9-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

'1' = Bit is set

-n = Value at POR

x = Bit is unknown

'0' = Bit is cleared

R/W-0

R-1

'0' = Bit is cleared

R/W-0

9.5 **RCON Register**

The RCON register contains flag bits which are used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the IPEN bit which enables interrupt priorities.

-n = Value at POR

REGISTER 9-13:	RCON: R	RCON: RESET CONTROL REGISTER							
	R/W-0	U-0	U-0	R/W-1	R-1				
	IDEN	SBOREN		RI	TO				

	IPEN	SBOREN	—	RI	TO	PD	POR	BOR				
	bit 7							bit 0				
bit 7	IPEN: Inter	rupt Priority E	Enable bit									
		e priority level					`					
		e priority leve	•	ots (PIC16C)	CXX Compa	tibility mod	e)					
bit 6		BOR Softwar	0 =									
	For details of bit operation, see Register 4-1.											
bit 5	Unimplem	Jnimplemented: Read as '0'										
bit 4	RI: RESET	Instruction Fla	ag bit									
	For details	of bit operation	on, see Regi	ster 4-1.								
bit 3	TO: Watch	dog Time-out	Flag bit									
	For details	of bit operation	on, see Regi	ster 4-1.								
bit 2	PD: Power	-down Detect	ion Flag bit									
	For details	of bit operation	on, see Regi	ster 4-1.								
bit 1	POR: Pow	er-on Reset S	Status bit									
	For details	of bit operation	on, see Regi	ster 4-1.								
bit 0	BOR: Brow	vn-out Reset	Status bit									
	For details	of bit operation	on, see Regi	ster 4-1.								
	Legend:											
	R = Reada	able bit	W = Wr	itable bit	U = Unimp	lemented	bit, read as '	0'				

'1' = Bit is set

x = Bit is unknown

9.6 INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit INTxF is set. This interrupt can be disabled by clearing the corresponding enable bit INTxE. Flag bit INTxF must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from the power managed modes, if bit INTxE was set prior to going into power managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 13.0 "Timer2 Module" for further details on the Timer0 module.

9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

9.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, Status and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (See Section 5.3 "Data Memory Organization"), the user may need to save the WREG, Status and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, Status and BSR registers during an Interrupt Service Routine.

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

	-	
MOVWF MOVFF	W_TEMP STATUS, STATUS TEMP	; W_TEMP is in virtual bank ; STATUS TEMP located anywhere
MOVFF	BSR, BSR_TEMP	; BSR_TMEP located anywhere
;		
; USER	ISR CODE	
;		
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS