


System	Power
CCIC	Vcc1
CFG0	VccAux
CFG1	VccAux
CFG2	VccAux
TCK	VccIO8
TMS	VccIO8
TDI	VccIO8
TDO	VccIO8
InHn	VccIO4
Done	VccIO2
ProgrammN	VccIO1
XRS	VccIO0

hardwaredesign
www.hardwaredesign.de
Title LFE212E-5T1144
Projekt Lattice FPGA-Eval-Board
Engineer: Jens Kroeger
Start 14.07.2007
Last Update 19.08.2007


Dipl.-Ing. Jens Kroeger
Lattice EV-Boards
jens.kroeger@gmx.de - Tel: 05305 202836
Dr.-Ingenieur-King 35 * 38173 Siedke
Rev 2.2
Worksheet A3
Premiere A4
Sheet 1 of 2

Power - In
5 bis 16V


linearer Spannungsregler
3V3



linearer Spannungsregler
U_LVDS




Step-Down-Converter
1V2 - 600mA



2V5 für die LVDS-Verbindung (Bank 2, 3 und wahlweise 4)

$V_{out} = 1,25V (1 + R35/R36) + 0,1mA * R25$
 $R35 = 1,25V * R36 / (V_{out} - 1,25V - 0,1mA * R36)$
 $I_{max} = 100mA$



hardware design	Dipl.-Ing. Jens Kroeger Lattice EV-Boards jens.kroeger@gmx.de - Tel: 05305 202836 Dr.-Boockamiller-King 35 * 38173 Sietke
Project Lattice FPGA-Eval-Board	Rev 2.2
Engineer: Jens Kroeger	Worksheet: A3
Start: 14.07.2007	Drawn by: Jens Kroeger
Printsize: A4	Sheet 2 of 2
Last Update: 19.08.2007 Filename: ECP2-12E_2.SCH	