# **MPQ4210**



40V, 100W Synchronous Buck-Boost Controller with I<sup>2</sup>C and Current Monitor, AEC-Q100 Qualified

### **DESCRIPTION**

The MPQ4210 is a synchronous, four-switch, buck-boost controller capable of regulating different output voltages with a wide input voltage range and high efficiency. It provides an  $\rm I^2C$  interface, which supports  $\rm V_{OUT}$  voltage programmability,  $\rm V_{OUT}$  slew-rate control, and output constant current limit programmability, making the MPQ4210 suitable for USB power delivery (PD) design in USB Type-C power supplies.

The MPQ4210 uses valley current control in buck mode and peak current control in boost mode, providing fast load transient response and smooth buck-boost mode transient. The MPQ4210 provides forced continuous conduction mode (FCCM) and a programmable average current limit, which supports flexible designs for different applications.

It also features programmable over-current protection (OCP) mode, programmable over-voltage protection (OVP) mode, and programmable  $V_{\text{IN}}$  UVLO hysteresis.

The MPQ4210 is available in a QFN-27 (5mmx5mm) package.

### **FEATURES**

- 6V to 40V Start-Up Input Voltage Range
- 5V to 40V Operation Input Voltage Range
- Flexible I<sup>2</sup>C Interface Control for:
  - 0.5V to 28V Output Voltage Range
  - 0.3V to 2.047V Reference Voltage Range with 1mV Step
  - Selectable V<sub>OUT</sub> Slew Rate
  - o Programmable Constant Current Limit
- Output Current Monitor Function (IMON)
- Programmable Soft-Start Time
- Switching Frequency Spread Spectrum for EMI Optimization
- Integrated V<sub>OUT</sub> Discharge Function
- Selectable 200kHz, 300kHz, 400kHz, and 600kHz Switching Frequency
- Forced CCM Operation Mode
- Programmable V<sub>IN</sub> UVLO Hysteresis
- OCP, SCP, and OVP
- Interrupt Indicator for OCP, OVP, and PNG
- Available in a QFN-27 (5mmx5mm)
   Package with Wettable Flank
- AEC-Q100 Qualified


### **APPLICATIONS**

- USB Power Delivery
- Industrial PC Power Supplies
- Super-Capacitor Charging

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are registered trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



### **TYPICAL APPLICATION**





### **ORDERING INFORMATION**

Part Number	Package	Top Marking
MPQ4210GU-AEC1*	QFN-27 (5mmx5mm)	See Below

<sup>\*</sup> For Tape & Reel, add suffix –Z (e.g. MPQ4210GU–AEC1-Z).

### **TOP MARKING**

MPSYYWW MP4210

LLLLLLL

MPS: MPS prefix YY: Year code WW: Week code MP4210: Part number LLLLLL: Lot number

### **EVALUATION KIT EVKT-MPQ4210**

EVKT-MPQ4210 Kit contents: (Items below can be ordered separately).

#	Part Number	Item	Quantity
1	EVQ4210-U-00B	MPQ4210GU Evaluation Board	1
2	EVKT-USBI2C-02- BAG	Includes USB to I2C Communication interface device, USB Cable, and Ribbon Cable	1

### Order direct from MonolithicPower.com or our distributors.





Figure A-1: EVKT-MPQ4210 Evaluation Kit Set-Up



### **PACKAGE REFERENCE**




### **PIN FUNCTIONS**

Pin#	Name	Description
1	ADDR	·
		I <sup>2</sup> C slave address set pin.
2	SDA	I <sup>2</sup> C data signal.
3	SCL	I <sup>2</sup> C clock signal.
4	INT	Interrupt for PNG, OCP, OTP and OVP events. In default set-up, INT is masked off for response to a PNG event. It is an open-drain output, and is pulled low when an interrupt event occurs, recovering to open drain when the fault is cleared. INT is an open drain when the IC is not enabled.
5	IMON	Current monitor output. Represents the signal between IAVGP and IAVGN.
6	CSP	<b>Positive input of the switching current-sense signal.</b> Connect to the high side of the current-sense resistor.
7	CSN	<b>Negative input of the switching current-sense signal.</b> Connect to the low side of the current-sense resistor.
8	AVDD	<b>5V internal control circuit bias supply.</b> Decouple with a ≥2.2μF capacitor.
9	AGND	Analog ground.
10	COMP	<b>Internal error amplifier output pin.</b> Connect a capacitor and resistor in series to AGND for loop compensation.
11	FB	<b>VOUT voltage feedback pin.</b> Connect a resistor divider from VOUT to FB.
12	SS	Soft-start set pin. Sets the hiccup off-time period. Connect an external capacitor to SS.
13	IAVGN	<b>Negative terminal of average current limit sense input.</b> The IAVGN and IAVGP pins can only be used for the output current limit setting by connecting to the positive terminal of the output rail.



# PIN FUNCTIONS (continued)

D: #	Marra	December 1
Pin#	Name	Description
14	IAVGP	<b>Positive terminal of average current limit sense input.</b> The IAVGN and IAVGP pins can only be used for the output current limit setting by connecting to the positive terminal of the output rail.
15	VOUT	<b>Voltage sense input.</b> Supplies power to VCC based on VCC power logic. Connect to the output capacitor.
16	SW2	<b>Boost switch node of the converter.</b> Connect to the source of SWD and the drain of SWC.
17	HG2	Boost high-side MOSFET gate driver pin. Connect directly to the gate of SWD.
18	BST2	Bootstrap power pin for boost high-side MOSFET gate driver. Connect one capacitor between BST2 and SW2. BST2 is supplied by VCC or BST1.
19	LG2	Boost high-side MOSFET gate driver pin. Connect directly to the gate of SWC.
20	PGND	Power ground. Gate-driving current return pin.
21	VCC	Driver circuit and internal bias supply. Powered by VIN or VOUT. Decouple with a ≥2.2µF ceramic capacitor as close to this pin as possible.
22	LG1	Buck low-side MOSFET gate driver pin. Connect directly to the gate of the SWB.
23	BST1	<b>Bootstrap power pin for buck high-side MOSFET gate driver.</b> Supplied by VCC or BST2. Connect one capacitor between BST1 and SW1.
24	HG1	Buck high-side MOSFET gate driver pin. Connect directly to the gate of SWA.
25	SW1	<b>Buck switch node of the converter.</b> Connect to the source of SWA and the drain of SWB.
26	VIN	VIN power supply and voltage sense input.
27	EN	<b>Chip enable control pin.</b> If not used, connect EN to the input source for automatic startup. EN can also program VIN UVLO. Do not float this pin.
	Exposed Pad	Connect to ground.





ABSOLUTE MAXIMUM RATINGS (1)
VIN, EN0.3V to +45V VOUT, IAVGP, IAVGN0.3V to +30V
VCC0.3V to +8.5V SW1, SW2
1V to +45V (-5V to +50V for <20ns) LG1, LG2
0.3V to +10V (-2V to +11V for <20ns) BST1, HG10.3V to V <sub>SW1</sub> + 8.5V
BST2, HG20.3V to V <sub>SW2</sub> + 8.5V
All other pins0.3V to +6.5V Continuous power dissipation (2) (5)
Junction temperature
Lead temperature260°C
Storage temperature65°C to +150°C
Recommended Operating Conditions (3)
$\begin{array}{llllllllllllllllllllllllllllllllllll$

Thermal Resistance	$oldsymbol{ heta}_{JA}$	$\boldsymbol{\theta}_{JC}$	
EVQ4210-U-00B (5)	25	6	°C/W
JESD51-7 (6)	32	6	°C/W

### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) T<sub>A</sub>) / θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Operation voltage after  $V_{\text{OUT}}$  is regulated to 5V or higher voltage, and the VCC load is smaller than 10mA.
- Measured on EVQ4210-U-00B, 6-layer PCB, 2oz-1oz-1oz-1oz-2oz.
- 6) The value of  $\theta_{JA}$  given in this table is only valid for comparison with other packages, and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



### **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $V_{OUT}$  = 12V,  $V_{EN}$  = 2V,  $T_J$  = -40°C to 125°C, typical values are tested at  $T_J$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Supply						
Operating VCC voltage	Vcc	V <sub>IN</sub> = 6V or V <sub>OUT</sub> = 6V, 0mA to 20mA on VCC	5.1	5.95	6	٧
Operating VCC voltage	VCC	$V_{IN}$ = 12V or $V_{OUT}$ = 12V, 0mA to 60mA on VCC	6.7	7.2	7.7	٧
VIN UVLO (7)	VIN <sub>UVLO-R</sub>	VIN rising	5	5.5	5.9	V
VCC UVLO (7)	VCC <sub>UVLO-R</sub>	VCC falling	3.8	4.3	4.8	V
VCC power source change	VIN <sub>TH_VCC</sub>	V <sub>OUT</sub> = 12V, ramp V <sub>IN</sub> from 5V to 10V	8.1	8.8	9.5	V
threshold	VOUT <sub>TH_VC</sub>	$V_{IN}$ = 12V, ramp $V_{OUT}$ from 5V to 10V	8.1	8.8	9.5	V
AVDD voltage	$V_{AVDD}$	$V_{IN}$ = 12V, 0mA to 5mA	4.7	5.2	5.6	V
		V <sub>EN</sub> = 0V, measured on VIN and VOUT pins			2	μΑ
Shutdown current	I <sub>SD</sub>	ENPWR bit = 0, $V_{IN}$ = 12V, $V_{O}$ = 0V, measured on VIN pin, $V_{EN}$ = 2V	300	450	600	μА
Enable Control (EN Pin)						
EN turn-on threshold voltage	V <sub>EN-ON</sub>	V <sub>EN</sub> rising (switching)	1.25	1.35	1.45	V
EN high threshold voltage	V <sub>EN-H</sub>	V <sub>EN</sub> rising (micro-power)			1.1	V
EN low threshold voltage	V <sub>EN-L</sub>	V <sub>EN</sub> falling (micro-power)	0.4			V
EN turn-on hysteresis current	I <sub>EN-HYS</sub>	EN > V <sub>EN-ON</sub> , EN source current	3.2	4.7	6.2	μΑ
EN input current	I <sub>EN</sub>	$V_{EN} = 0V, 3.3V$		0.01		μA
ENPWR turn-on delay (8)	TENPWR_Delay	From ENPWR = 1 to switching, Css = 47nF		1		ms
Feedback Control						•
		VREF bits = 7FFH, T <sub>J</sub> = 25°C	-1%	2.047	1%	٧
Reference voltage	V <sub>REF</sub>	VREF bits = 7FFH, T <sub>J</sub> = -40°C to 125°C	-2%	2.047	2%	V
Telerence voltage	VREF	VREF bits = 1F4H, T <sub>J</sub> = 25°C	-2%	0.5	2%	V
		VREF bits = 1F4H, T <sub>J</sub> = -40°C to 125°C	-3%	0.5	3%	V
FB input current	I <sub>FB</sub>	V <sub>FB</sub> = 0.52V			200	nA
Error amp transconductance	GEA	$V_{FB} = V_{REF} + 10$ mV, $V_{COMP} = 2.5$ V		1220		μ <b>A</b> /V
Comp to current sense gain (8)	Gcs	ΔV <sub>CS</sub> / ΔV <sub>COMP</sub>		200		mV/V
SS charge current	I <sub>CHG_SS</sub>	During soft start and overload recovery	2	6	10	μΑ
SS discharge current	I <sub>DSG_SS</sub>	After hiccup protection is triggered		1		μA



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 12V,  $V_{EN}$  = 2V,  $T_J$  = -40°C to 125°C, typical values are tested at  $T_J$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
VREF change slew-rate	T <sub>REF</sub>	SR = 00	25	38	51	mV/ms
	I REF	SR = 11	130	150	170	mV/ms
Current Limit						
Buck valley current limit	Ішміт_виск		113	133	153	mV
Boost peak current limit	I <sub>LIMIT_BOOST</sub>		130	150	170	mV
OCP hiccup threshold (8)	V <sub>TH_OCP</sub>			60%		$V_{REF}$
Average constant current limit	l <sub>av_limit</sub>	ILIM bits = 011, IAVGN = 12V, ramp IAVGP voltage up	39	45	51	mV
	_	ILIM bits = 111, IAVGN = 12V, ramp IAVGP voltage up	60	68	76	mV
CSP and CSN bias current	Ics_bias	$V_{CSP} = V_{CSN} = 0V$		70		μA
IAVGP and IAVGN bias current	lav_bias	IAVGN = 5V IAVGN = 20V IAVGP - IAVGN = 40mV		55		μА
Switching Frequency						
		$f_{SW}$ bits = 10, $V_{OUT}$ = 5 $V$	300	400	500	kHz
Switching frequency	fsw	$f_{SW}$ bits = 00 $V_{OUT}$ = 5V	140	200	260	kHz
Frequency spread span (8)	fss	Dither bit = 1		±6%		fsw
Frequency spread spectrum modulation frequency (8)	fmodulation	Dither bit = 1		2		kHz
Gate Driver						
Gate source current capability	I <sub>HG_SO</sub>			0.7		Α
(8)	I <sub>LG_SO</sub>	$V_{CC} = 7.2V, 4.7nF load$		0.85		Α
Gate sink current capability (8)	IHG_SI ILG_SI	V <sub>CC</sub> = 7.2V, 4.7nF load		1.6		A
Low-side gate output high voltage	VLS_HIGH		V <sub>CC</sub> - 0.05			V
Low-side gate output low voltage	V <sub>LS_LOW</sub>				0.05	V
High-side gate output high voltage	V <sub>HS</sub> _HIGH		V <sub>BST-SW</sub> -			V
High-side gate output low voltage	V <sub>HS_LOW</sub>				0.05	V
Dead-time between high-side gate and low-side gate (8)	T <sub>DEAD</sub>			30		ns
OVP Protection	1	T	, ,		1	
FB feedback OVP trigger threshold	VOVP_RISING		119%	127%	135%	V <sub>REF</sub>
FB feedback OVP recover threshold	Vovp_falling		104%	111%	118%	V <sub>REF</sub>
Thermal Protection						
Thermal shutdown (8)	T <sub>SD</sub>			150		°C
Thermal shutdown hysteresis (8)	T <sub>SD-HYS</sub>			25		°C



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 12V,  $V_{EN}$  = 2V,  $T_J$  = -40°C to 125°C, typical values are tested at  $T_J$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Good (INT Pin)						
Dower good upper trip threshold	PG <sub>H_FALLIN</sub>	PNG bit sets to 1, and INT pin pulls low	110%	117%	124%	V <sub>REF</sub>
Power good upper trip threshold	PG <sub>H_RISING</sub>	PNG bit resets to 0, and INT pin rises to high	101%	106.5%	112%	V <sub>REF</sub>
Power good lower trip threshold	PG <sub>L_FALLIN</sub>	PNG bit sets to 1, and INT pin pulls low	80%	85.5%	91%	V <sub>REF</sub>
Power good lower trip till esticit	PG <sub>L_RISING</sub>	PNG bit resets to 0, and INT pin rises to high	85%	91%	97%	V <sub>REF</sub>
Dower good dolay (INT response		Low to high		10		μs
Power good delay (INT response to PNG event)	PGDELAY	VOUT UV, high to low		2		μs
to Find event)		VOUT OV, high to low		6.5		μs
INT sink current capability	Isink_int	Sink 4mA		0.1	0.4	V
INT leakage current	I <sub>LKG_INT</sub>	V <sub>INT</sub> = 5V			1	μA
I <sup>2</sup> C Interface (400kHz)						
Input logic low voltage	$V_{LI}$	SCL, SDA			0.8	V
Input logic high voltage	V <sub>HI</sub>	SCL, SDA	2			V
Logic input current	Iscl_sda_lk G	SCL/SDA = 5V	-1		1	μA
Output logic low voltage	$V_{LO}$	SDA, sink 4mA			0.4	V
ADDR Pin Setting Threshold						
Voltage threshold 1	ADDR1	Set I <sup>2</sup> C address 64H	0.51		0.68	AVDD
Voltage threshold 2	ADDR2	Set I <sup>2</sup> C address 66H	0.74			AVDD
Pin to GND pull-down resistor	RADDR	ADDR pin		2		МΩ
<b>Current Monitor Function</b>						
IMON output voltage gain	GAINIMON	+5mV IAVG sense voltage		18.8		V/V
IMON output voltage gain	GAINIMON	+55mV IAVG sense voltage	16.92	18.8	20.68	V/V

### Notes:


<sup>7)</sup> The MPQ4210 has a minimum start-up voltage of 6V, and VIN UVLO falling is lower than VCC UVLO falling.

<sup>8)</sup> Guaranteed by characterization.



### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 4.7 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.




TEMPERATURE (°C)

TEMPERATURE (°C)




 $V_{\text{IN}}$  = 12V,  $V_{\text{OUT}}$  = 5V, L = 4.7 $\mu$ H,  $T_{\text{A}}$  = 25°C, unless otherwise noted.


# FB Reference Voltage vs. Temperature




### **IMON Voltage vs. Temperature**




Boost Peak Current Limit vs. Temperature,  $I_{LIM} = 111b$ 



Buck Valley Current Limit vs. Temperature, I<sub>LIM</sub> = 111b




# Output Current Limit vs. Temperature, $I_{LIM} = 111b$





7/12/2019





 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 4.7 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.














20

0


-20


GAIN (dB)




### TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 4.7 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.






50




 $V_{OUT} = 20V$ ,  $I_{OUT} = 3A$ , BW = 2.3kHz, PM = 64.48deg



### Thermal Rise


 $V_{IN} = 12V$ ,  $V_{OUT} = 5V$ ,  $f_{SW} = 400kHz$ , based on EVQ4210-U-00B



# FREQUENCY (Hz)


### Thermal Rise

 $V_{IN} = 12V$ ,  $V_{OUT} = 9V$ ,  $f_{SW} = 400kHz$ , based on EVQ4210-U-00B



### Thermal Rise

 $V_{IN} = 12V$ ,  $V_{OUT} = 15V$ ,  $f_{SW} = 400kHz$ , based on EVQ4210-U-00B






 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 4.7 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.

### **Thermal Rise**


 $V_{\text{IN}}$  = 12V,  $V_{\text{OUT}}$  = 20V,  $f_{\text{SW}}$  = 400kHz, based on EVQ4210-U-00B



© 2019 MPS. All Rights Reserved.




 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 4.7 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.






 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 4.7 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.



16




 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 4.7 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.






 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 4.7 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.



18



 $V_{IN}$  = 12V,  $V_{OUT}$  = 5V, L = 4.7 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.



# SCP Steady State Short output to ground, Rcc = 10mΩ CH1: Vour 2V/div. CH2: Vsw1 10V/div. CH3: Vsw2 5V/div. CH4: IL 5A/div. 40μs/div.



### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



### **OPERATION**

The MPQ4210 is a four-switch buck-boost controller. It works with fixed frequency in buck, boost, and buck-boost modes. One special buckboost control strategy provides high efficiency over the device's full input range and smooth transient between different modes. Figure 1 shows the internal block diagram, and the following sections describe the MPQ4210's functions.

### **Buck-Boost Operation**

The MPQ4210 can regulate output above, equal to, or below the input voltage. Based on the oneinductor, four-switch power structure (see Figure 2), it operates in buck mode, boost mode, or buck-boost mode with different V<sub>IN</sub> inputs (see Figure 3).




Figure 2: Buck-Boost Topology




Figure 3: Buck-Boost Operation Range

### Buck Mode (V<sub>IN</sub> > V<sub>OUT</sub>)

When  $V_{\text{IN}}$  is significantly higher than  $V_{\text{OUT}}$ , the MPQ4210 works in buck mode. SWA and SWB switch during buck regulation; while SWC is off, SWD remains on to conduct the inductor current.

In each cycle of buck mode, SWA turns on when the FB voltage (V<sub>FB</sub>) drops below the reference voltage (V<sub>REF</sub>). After SWA turns off, SWB turns on to conduct the inductor current until it triggers

the COMP control signal. By repeating operation in this way, the converter regulates the output voltage.

### **Boost Mode (VIN < VOUT)**

When  $V_{IN}$  is significantly lower than  $V_{OUT}$ , the MPQ4210 works in boost mode. In boost mode, SWC and SWD switch for the boost regulation. While SWB is off, SWA remains on to conduct the inductor current.

In each cycle of boost mode, SWC turns on to conduct the inductor current. When the inductor current rises and triggers the control signal on COMP, SWC turns off and SWD turns on for the current freewheel. Then SWC turns on and off repeatedly to regulate the output voltage in boost mode.

### Buck-Boost Mode ( $V_{IN} \approx V_{OUT}$ )

When V<sub>IN</sub> is close to V<sub>OUT</sub>, the converter cannot provide enough energy to load in buck mode due to SWA's minimum off time, or the converter supplies too much power to load in boost mode due to SWC's minimum on time. In these conditions, the MPQ4210 adopts buck-boost control to regulate the output.




Figure 4: Buck-Boost Waveform

If V<sub>IN</sub> is close to V<sub>OUT</sub>, buck-boost mode engages, and one boost switching is inserted into each buck switching period. The MOSFET turn-on sequence is: SWA&SWD → SWA&SWC → SWA&SWD → SWB&SWD. Then the inductor current can meet the COMP voltage requirement, and supply enough current to output.



### **Power Supply**

The MPQ4210's internal circuit is powered by 5.2V AVDD, while the gate drivers are powered by 7.2V VCC. VCC is regulated from  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , while AVDD is powered by VCC.

When  $V_{\text{IN}}$  power is supplied and EN is high, the MPQ4210 tries to regulate VCC at 7.2V, and at the same time AVDD is regulated to 5.2V. When AVDD rises above the UVLO voltage, the part starts switching if ENPWR is high, and regulates  $V_{\text{OUT}}$  by soft-start control. If  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  are both above 8.8V, the MPQ4210 powers VCC from whichever is the lower voltage source to reduce power-loss. Otherwise, it powers VCC from the higher voltage power source of  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  to get enough VCC voltage. VCC and BST have separate UVLO, which keeps the gate signal off. VCC and BST should have enough voltage to enable MPQ4210 switching, except for AVDD UVLO.

The MPQ4210 operates within a 6V to 40V input voltage range. When VCC is powered from VOUT after start-up, the part works until  $V_{\text{IN}}$  drops below 5V.

When the MPQ4210 is powered off by AVDD\_UVLO or the EN signal, the I<sup>2</sup>C interface cannot respond to the host, and COMP is immediately pulled low. The VCC, AVDD, and BST voltages drop slowly with leakage, but all logic is off.

### Start-Up

When the MPQ4210 is enabled, it starts switching with soft-start (SS) control. The SS circuit charges current to the SS pin and ramps the SS voltage up from 0V. It then feeds to the error amplifier to control output voltage. After the SS signal rises to the programmed reference voltage (set by VREF bits), soft start completes and closed-loop regulation starts. The SS voltage rises and clamps at 0.6V higher than  $V_{REF}$  in steady state, unless a protection is triggered.

Normally the MPQ4210 starts with buck switching after start-up because  $V_{\text{OUT}}$  is much lower than  $V_{\text{IN}}$ . If there is some bias voltage on  $V_{\text{OUT}}$ , the part will not switch until the SS signal rises above  $V_{\text{FB}}$ , which is proportional to the  $V_{\text{OUT}}$  bias voltage. During SS, the IC works in auto

PFM mode. OVP and hiccup-OCP do not work during the SS period.

### **Enable (EN) and Programmable UVLO**

The EN pin enables and disables the MPQ4210. When applying a voltage higher than the EN high threshold (>1.1V), the part starts up some of the internal circuits (micro-power mode). If the EN voltage exceeds the turn-on threshold (1.35V), the MPQ4210 enables all functions and starts switching operation. Switching operation is disabled when the EN voltage falls below its lower threshold (<1.28V).

If  $V_{EN}$  < 0.4V, the MPQ4210 completely shuts down. After shutdown, the part sinks a small amount of current from the input power (typically <1 $\mu$ A). EN is compatible with voltage up to 40V. For automatic start-up, connect EN directly to VIN. During EN shutdown, the I<sup>2</sup>C resets to its default value after a 200ms discharge time.

The MPQ4210 features a programmable UVLO hysteresis. When powering up, EN sources a  $4.7\mu A$  current out of the EN pin (see Figure 5) once the EN voltage is higher than  $1.35V.~V_{IN}$  must decrease to overcome the current source and stop switching after the IC starts. The VIN start-and-stop switching threshold is determined with Equation (1) and Equation (2):

$$V_{IN_{ON}}(V) = V_{EN_{ON}}(V) \times (1 + \frac{R_{TOP}}{R_{BOT}}) = 5.95V$$
 (1)

Where  $V_{\text{EN\_ON}}$  is about 1.35V (typical),  $V_{\text{EN\_OFF}}$  is about 1.28V.




Figure 5: VIN UVLO Program



### **Forced CCM Mode**

The MPQ4210 works in forced continuous conduction mode (FCCM). Buck on time and boost off time are determined by an internal circuit to get fixed frequency, based on the V<sub>IN</sub>/V<sub>OUT</sub> ratio. When the load decreases, the average input current drops and the inductor current may go to negative from  $V_{OUT}$  to  $V_{IN}$ during the SWD on-period. This forces the inductor current to work in continuous mode with fixed frequency, producing a low V<sub>OUT</sub> ripple.

### **Switching Current Limit**

The MPQ4210 senses the low-side MOSFET current with the CSP and CSN pins. It provides the valley current limit in buck mode and peak current limit in boost mode for each cycle-bycycle switch. In buck mode, the next period will not start before I<sub>L</sub> drops to the valley current limit, so it may foldback the frequency when the valley current limit is triggered. The switching current limit can be programmed with an external sense resistor. The SWB and SWC current signal is blanked internally for about 180ns to enhance noise rejection.

When the cycle-by-cycle current limit is triggered, the interrupt OCP bit is set to 1; and if the OCP bit is not masked off, the INT is pulled low.

During over-current condition, the MPQ4210 runs in cycle-by-cycle current limit. It may also trigger hiccup protection or latch-off protection, depending on the OCP\_MODE bit's setting. In hiccup mode, the IC turns off once FB drops below 60% of V<sub>REF</sub> and triggers the switching current limit after SS period. It will attempt recovery after a fixed off time, programmed by SS capacitor discharge period. In latch-off mode, the IC turns off if FB falls below 60% of V<sub>REF</sub>. Once the latch off protect is triggered, the chip doesn't recover until a new Vin power cycle, EN toggle or ENPWR bit toggle. If the hiccup and latch-off protections are disabled, the IC continues switching with a cycle-by-cycle current limit. The hiccup and latch-off protections are masked during the SS period.

Based on the cycle-by-cycle switching current limit, the MPQ4210 maximum input current can be calculated with Equation (3) in buck mode and Equation (4) in boost mode:

$$\begin{split} I_{\text{INmax}}(A) &= \frac{\text{Vo}}{\text{VIN}} \times \eta \times \\ &(\frac{\text{Buckvalleycurrent limit(mV)}}{R_{\text{sense}}(m\Omega)} + \frac{\text{VIN} - \text{Vo}}{2 \times \text{L}(\mu\text{H}) \times \text{f(kHz)}} \times \\ &\frac{\text{Vo}}{\text{VIN}} \times 10^3) \\ I_{\text{INmax}}(A) &= \frac{\text{Boostpeakcurrent limit(mV)}}{R_{\text{sense}}(m\Omega)} - \frac{\text{VIN}}{2 \times \text{L}(\mu\text{H}) \times \text{f(kHz)}} \times \\ &\frac{\text{Vo} - \text{VIN}}{2 \times \text{L}(\mu\text{H}) \times \text{f(kHz)}} \times \\ &\frac{\text{Vo} - \text{VIN}}{2 \times \text{L}(\mu\text{H}) \times \text{IO}^3)} \end{split}$$

Where n is the efficiency, the buck valley current limit typical value is 133mV, the boost peak current limit typical value is 150mV, and R<sub>SENSE</sub> is the cycle-by-cycle switching current limit sense resistor.

### **Average Current Limit**

The IAVGP and IAVGN pins sense the output current in the MPQ4210. A sense resistor can be connected to the VOUT line for average output current limit control. Once the sensed signal is higher than the current limit reference voltage, one internal EA pulls down V<sub>SS</sub>. Eventually, V<sub>SS</sub> replaces V<sub>REF</sub> to control COMP, and the inductor current is limited by COMP to transfer less energy to output. SS regulates output low until the average load current drops.

If the switching current is regulated by the average current limit, and it does not trigger cycle-by-cycle current limit, the MPQ4210 will not trigger hiccup or latch-off protection even if the average current limit is reached. This feature makes constant current charge possible in the MPQ4210. If only the average current limit is triggered, the interrupt OCP bit does not set to 1, and INT will not pull low.

It is recommended to add a  $100\Omega/220nF$  current sense filter (see Figure 13).

### Overload and Short-Circuit Protection

When overload occurs, the MPQ4210 limits the output current by average current limit loop regulation. If average current limit loop is disabled, the cycle-by-cycle switching current limit works. In cycle-by-cycle current limit condition, if the IC works in boost mode and the SWC peak current is limited. If the IC works in buck mode, SWB remains on until IL drops to the buck valley current limit level, and then the next



cycle can kick in. Therefore, the inductor current can be controlled in all work modes.

### **Output Voltage Regulation**

The MPQ4210 regulates  $V_{\text{OUT}}$  through FB pin feedback.  $V_{\text{FB}}$  is compared to the internal reference, which is between 300mV and 2.047V depending on the VREF register bit's setting. The EA output on COMP controls the inductor current to supply output voltage.

# **Switching Frequency and Frequency Spread Spectrum Function**

The MPQ4210 programs switching frequency with a 2-bit FSW register. The frequency is selectable at 200kHz, 300kHz, 400kHz, and 600kHz. Typically, a 400kHz switching frequency is recommended.

The MPQ4210 has a frequency spread spectrum function. Set the Dither bit = 1 (0x02, D[4]) to enable this function. Set the Dither bit = 0 to disable the function. The purpose of the spread spectrum is to minimize the peak emissions at certain frequencies.

The MPQ4210 uses a 2kHz triangle wave to modulate the internal oscillator. The frequency span of the spread spectrum operation is ±6%.




Figure 6: Frequency Spread Spectrum

The MPQ4210 frequency spread frequency can be enabled for a 200kHz, 300kHz, 400kHz, or 600kHz switching frequency.

### **Gate Driver and BST Power**

The MPQ4210 provides four N-channel MOSFET gate drivers for the H-bridge MOSFETs (see Figure 2). Each driver is capable of sourcing and sinking current. In buck operation, LG1 and HG1 switch while HG2 remains on. In boost operation, LG2 and HG2 switch while HG1 remains on. LG1 and LG2 are powered by VCC power, while HG1 and HG2 are powered by BST1 and BST2 power.

Capacitors between BST1 to SW1 and BST2 to SW2 are necessary to supply the power, which can be from an internal diode from VCC or from charging each other.

### **Over-Voltage Protection**

The MPQ4210 monitors FB. If  $V_{FB}$  exceeds 127% of  $V_{REF}$  and the OVP\_MODE bits are 01, the IC discharges the  $V_{OUT}$  capacitor through one internal discharge resistor. It stops discharging when  $V_{FB}$  drops to 111% of the regulation voltage. If the OVP\_MODE bits are 00, there is no logic to stop switching even if  $V_{FB}$  is higher than the OVP threshold. If the OVP\_MODE bits are 10, the IC latches off when  $V_{OUT}$  rises to 127% of  $V_{REF}$ .

### Interrupt (INT Pin)

The MPQ4210 has one interrupt pin for the following fault events: OCP, OVP, OTP, and PNG ( $V_{\text{OUT}}$  power not good) reporting.

When the switching peak cycle-by-cycle current limit (OCP), output over-voltage (FB OVP), or over-temperature protection (OTP) is triggered, the corresponding register bit sets to 1. At the same time, INT pulls low to indicate an interrupt signal, depending on the related Mask register setting.

INT is an open-drain output. When the MPQ4210 is disabled, INT is an open drain.

### **Slew-Rate Control and Output Discharge**

The MPQ4210 sets the output voltage change slew-rate through internal SR bits. Four kinds of  $V_{REF}$  change (rising and falling) slew rate can be selected in different application requirement: 38mV/ms, 50mV/ms, 75mV/ms and 150mV/ms.

During voltage transient, the discharge function works when GO-BIT sets to 1. The discharge function is disabled automatically after GO\_BIT resets to 0 (which means  $V_{REF}$  change completes). If  $V_{OUT}$  has not been discharged to the goal voltage when  $V_{REF}$  change completes due to too large of an output capacitor, the OVP discharge function or DISCHG bit can be used to continue discharging  $C_{OUT}$ .

The output discharge function is enabled in the following conditions:



- 1. GO BIT set to 1. Discharge works until 20ms delay passes after GO BIT resets to 0.
- DISCHG bit set to 1.
- 3. OVP MODE bits set to 01, and FB is 127% of V<sub>RFF</sub>.
- 4. ENPWR bit power off. Discharge works until 200ms delay passes.
- 5. EN pin off. Discharge works until 200ms delay passes.
- 6. If VIN\_UVLO is triggered, but AVDD has residual voltage, the MPQ4210 discharges for 200ms. This discharge function may halt if the AVDD voltage drops.

### **Current Monitor Output**

The MPQ4210 senses the average load current through one sense resistor, and outputs one voltage signal on the IMON pin. The signal is amplified from the IAVGP - IAVGN voltage difference. One small capacitor from IMON to AGND is recommended. The IMON output voltage can be calculated with Equation (5):

$$V_{IMON}(mV) = GAIN \times I_{OUT}(A) \times R_{sens}(m\Omega)$$
 (5)

Typically, the IMON GAIN is 18. R<sub>sens</sub> is the output current sense resistor.

### **Soft-Start Time Programmable (SS)**

The MPQ4210 has a soft-start pin to program the soft-start time. The SS charge current is typically about 6µA. The soft-start time can be estimated with Equation (6):

$$T_{ss}(ms)=C_{ss}(nF)\times V_{RFF}(V) \div Iss(\mu A)$$
 (6)

Typically, the I<sub>SS</sub> charge current is about 6µA,  $C_{SS}$  = 47nF, and  $V_{REF}$  = 0.5V. The soft-start time is about 3.9ms.

### **Thermal Protection**

The MPQ4210 integrates one temperature monitor circuit. If the junction temperature is higher than 150°C, the MPQ4210 shuts down. After the temperature drops below 125°C, the IC resumes operation. When OTP is triggered, INT is pulled low if it is not masked.

### I<sup>2</sup>C Interface

The MPQ4210 integrates one I<sup>2</sup>C interface. The device address is defined as 1100xxxb, and the final one bit is R/W bit, which is 0 for a write command and 1 for a read command. It works as a slave and supports standard mode (100kbps) and fast mode (400kbps) communication. Table 1 shows I<sup>2</sup>C slave address selection.

Table 1: I2C Slave Address

Device Address	R <sub>TOP</sub>	<b>R</b> вот
64H	68kΩ	100kΩ
66H	0	NC




Figure 7: ADDR Set-Up

See the Register Description section on page 32 for details on I2C and register control functions.

### I<sup>2</sup>C Transfer Data

Every byte put on the SDA line must be 8 bits long. Each byte must be followed by an acknowledge bit. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable (LOW) during the HIGH period of this clock pulse.

Figure 8 shows the format for data transfers. After the START condition (S), a slave address is sent. This address is 7 bits long, followed by an eighth data direction bit (R/W). A 0 indicates a transmission (WRITE), and a 1 indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition.





Figure 8: Complete Data Transfer

The MPQ4210 includes a full I<sup>2</sup>C slave controller. The I<sup>2</sup>C slave fully complies with the I<sup>2</sup>C specification requirements. It requires a start

condition, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single data update.

After receiving each byte, the MPQ4210 acknowledges by pulling the SDA line low during the HIGH period of a single clock pulse. A valid  $\rm l^2C$  address selects the MPQ4210. The MPQ4210 then performs an update on the falling edge of the LSB byte.

Figure 9 shows an example of the I<sup>2</sup>C read and write command.



(b) I<sup>2</sup>C Read Example

Figure 9: I2C Read and Write



### **APPLICATION INFORMATION**

### **Output Voltage Setting**

The default output voltage is set using a resistor divider to FB. The default reference voltage ( $V_{REF}$ ) is 0.5V. The bottom resistor in the resistor divider is typically in the  $1k\Omega$  to  $50k\Omega$  range.

The top resistor in the feedback resistor divider is selected using Equation (7):

$$R1 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R2 \qquad (7)$$

It is possible to use the  $I^2C$  interface to select the FB  $V_{REF}$  and get another output voltage.

### **Inductor Selection**

The inductor selection is based on the work mode. The inductance for the buck mode is calculated with Equation (8):

$$L_{\text{Buck}} = \frac{V_{\text{OUT}}}{F_{\text{SW}} \times \Delta I_{\text{I}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$
 (8)

Where  $\Delta I_{\perp}$  is the peak-to-peak inductor ripple current, and it is about 30% to 50% of the maximum load current.

In boost mode, the inductor selection is based on limiting  $\Delta I_L$  to about 30% to 50% of the maximum input current. The target inductance for boost mode is calculated with Equation (9) and Equation (10):

$$L_{Boost} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{V_{OUT} \times F_{SW} \times \Delta I_{I}}$$
(9)

$$I_{IN(max)} = \frac{V_{OUT} \times I_{LOAD(max)})}{V_{IN} \times \eta}$$
 (10)

Where  $I_{LOAD(max)}$  is the maximum load current,  $\Delta I_L$  is the peak-to-peak ripple current (about 30% to 50% of the maximum input current), and  $\eta$  is the efficiency.

Choosing a larger inductance reduces the ripple current but also increases the size of the inductor and reduces the achievable bandwidth of the converter by moving the right half-plane zero to lower frequencies. The appropriate balance should be chosen based on the application requirements.

### **Input Capacitor Selection**

buck mode, the MPQ4210 discontinuous input current (boost mode is continuous), and requires a capacitor to supply the AC current during buck mode while maintaining the DC input voltage. Ceramic capacitors recommended are performance, and should be placed as close to VIN as possible. Capacitors with X5R or X7R ceramic dielectrics are recommended because of their stable temperature characteristics. The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The buck mode input ripple current can be estimated with Equation (11):

$$I_{\text{CIN\_RMS}} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (11)$$

The worst-case condition in buck mode occurs at  $V_{IN} = 2V_{OUT}$ , calculated with Equation (12):

$$I_{CIN\_RMS} = \frac{I_{OUT}}{2}$$
 (12)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitance value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose an input capacitor that meets the specification.

In buck mode, the input voltage ripple can be estimated with Equation (13):

$$\Delta V_{\text{IN}} = \frac{I_{\text{OUT}}}{F_{\text{SW}} \times C_{\text{IN}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$

(13)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , calculated with Equation (14):

$$\Delta V_{IN} = \frac{1}{4} \frac{I_{OUT}}{F_{SW} \times C_{IN}}$$
 (14)



### **Output Capacitor Selection**

In boost mode, the output current is discontinuous, so  $C_{\text{OUT}}$  must be capable of reducing the output voltage ripple.

A higher capacitance value may be required to lower the output ripple and the transient response. Low-ESR capacitors, such as X5R or X7R ceramic capacitors, are recommended. If using ceramic capacitors, the capacitance dominates the impedance at the switching frequency, so the output voltage ripple is independent of the ESR. The output voltage ripple is estimated with Equation (15):

$$\Delta V_{OUT} = \frac{(1 - \frac{V_{IN}}{V_{OUT}}) \times I_{LOAD}}{C_{OUT} \times F_{SW}}$$
(15)

Where  $V_{\text{RIPPLE}}$  is the output ripple voltage, and  $C_{\text{OUT}}$  is the capacitance of the output capacitor.

If using hybrid, polymer, or low-ESR electrolytic capacitors, the ESR dominates the impedance at the switching frequency, so the output ripple is estimated using Equation (16):

$$\Delta V_{\text{OUT}} = \frac{(1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}) \times I_{\text{LOAD}}}{C_{\text{OUT}} \times F_{\text{SW}}} + \frac{I_{\text{LOAD}} \times R_{\text{ESR}} \times V_{\text{OUT}}}{V_{\text{IN}}}$$
(16)

Where  $R_{\text{ESR}}$  is the equivalent series resistance of the output capacitors.

For a 100W USB PD application, one  $330\mu F$  electrolytic capacitor and four  $10\mu F$  ceramic capacitors are recommended.

Choose output capacitors to satisfy the output ripple and load transient requirements of the design. Capacitance derating should be taken into consideration when designing high output voltage applications.

### **External MOSFET Selection**

The MPQ4210 requires four external N-channel power MOSFETs. Figure 10 shows two for the top switches (switches A and D) and two for the bottom switches (switches B and C). In buck mode, SWA and SWB switch while SWD remains on. In boost mode, SWC and SWD switch while SWA remains on.




Figure 10: Buck-Boost Topology

The critical parameters of selecting a MOSFET are:

1. Maximum drain-to-source voltage, V<sub>DS(MAX)</sub>

The SWA and SWB need to withstand the maximum input voltage and the transient spikes at SW1 during switching. Therefore, it is recommended to select  $V_{DS(MAX)}$  for SWA and SWB at 1.5 times the input voltage.

The SWC and SWD see output voltage and transient spikes at SW2 during switching. Therefore, it is recommended to select SWC and SWD at ≥1.5 times the output voltage.

- 2. Maximum current, I<sub>D(MAX)</sub>
- V<sub>TH</sub>: The driver voltages of the MPQ4210 are supplied by VCC. The gate plateau voltages of the MOSFETs should be smaller than the minimum VCC voltage of the converter, otherwise the MOSFETs may not fully enhance during start-up or overload conditions.
- 4. On resistance, R<sub>DS(ON)</sub>
- Total gate charge, Q<sub>G</sub>

For the MPQ4210, all switches  $Q_{\rm G}$  should be smaller than 50nC (at 7.2V GATE condition). If there are two MOSFETs in parallel, each MOSFET  $Q_{\rm G}$  need be smaller than 25nC.

### **MOSFET SWA**

When the MPQ4210 works in boost mode, SWA is on consistently. Its conduction power loss can be calculated with Equation (17):

$$P_{C_{Loss(SWA)}} = (I_o \times \frac{V_{OUT}}{V_{IN}})^2 \times R_{DSON(SWA)}$$
 (17)



Assume that the MOSFET junction-to-ambient thermal resistance is 50°C/W (this is determined by the board power dissipation), and that the maximum acceptant temperature rise is 50°C, thus, the maximum power loss is 1W, shown with Equation (18):

$$P_{C Loss(SWA)} < 1W$$
 (18)

Based on this equation, we can select the MOSFET RON.

When the MPQ4210 works in buck mode, the conduction and switching loss of SWA can be calculated with Equation (19) and Equation (20), respectively:

$$P_{C_{Loss(SWA)}} = \frac{V_{OUT}}{V_{IN}} \times I_o^2 \times R_{DSON(SWA)}$$
 (19)

$$P_{\text{SW}_{\text{Loss}(\text{SWA})}} = \frac{1}{2} V_{\text{IN}} \times I_{\text{OUT}} \times (t_{\text{on}} + t_{\text{off}}) \times F_{\text{sw}}$$
 (20)

The switch on time (ton) and the switch off time (toff) are based on the MOSFET datasheet information (see Figure 11).




Figure 11: Switch On Time and Switch Off Time

### **MOSFET SWB**

When MPQ4210 work in buck mode, its conduction loss can be calculated with Equation

$$P_{C_{Loss(SWB)}} = (1 - \frac{V_{OUT}}{V_{IN}}) \times I_o^2 \times R_{DSON(SWB)}$$
(21)

### **MOSFET SWC**

When the MPQ4210 works in boost mode, SWB is always off. Its conduction loss in boost mode can be calculated with Equation (22):

$$P_{\text{C\_Loss(SWC)}} = (1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}) \times (I_{\text{o}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}})^2 \times R_{\text{DSON(SWC)}}$$
 (22)

When the MPQ4210 works in boost mode, the SWC switching loss can be calculated with Equation (23):

$$P_{\text{SW\_Loss(SWC)}} = \frac{1}{2} \times V_{\text{OUT}} \times (I_{\text{OUT}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (t_{\text{on}} + t_{\text{off}}) \times F_{\text{sw}}$$
 (23)

### **MOSFET SWD**

When the MPQ4210 works in buck mode, SWD is on consistently. Its power loss can be calculated with Equation (24):

$$P_{C\_Loss(SWD)} = I_o^2 \times R_{DSON(SWD)}$$
 (24)

When the MPQ4210 works in boost mode, the SWD conduction loss can be calculated with Equation (25):

$$P_{\text{C}_{\text{Loss}(\text{SWD})}} = \left(\frac{V_{\text{IN}}}{V_{\text{OUT}}}\right) \times \left(I_{\text{o}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)^2 \times R_{\text{DSON(SWD)}}$$
 (25)

Dead time and the low-side MOSFET switching loss can be ignored.

### **Compensation Components**

The COMP pin controls system stability and transient response. COMP is the output of the internal error amplifier. A series capacitorcombination sets а pole-zero combination to control the control system's characteristics.




Figure 12: COMP External Compensation

The COMP external compensation sets one pole  $F_{P1}$  and one zero  $F_{Z1}$  (see Figure 12). These are determined by Equation (26) and Equation (27):

$$F_{P1} = \frac{1}{2\pi \times C11 \times R13} \tag{26}$$

$$F_{Z1} = \frac{1}{2\pi \times C10 \times R13} \tag{27}$$



When the MPQ4210 works in buck mode, the DC gain of the voltage feedback loop is calculated with Equation (28):

$$A_{\text{VDC}} = R_{\text{LOAD}} \times \frac{G_{\text{CS}}}{R_{\text{SENSE}}} \times A_{\text{V-EA}} \times \frac{V_{\text{FB}}}{V_{\text{OUT}}}$$
 (28)

Where A<sub>V-EA</sub> is the error-amplifier voltage gain (300V/V), G<sub>CS</sub> is the COMP to current sense gain, R<sub>SENSE</sub> is the current sense resistor, and R<sub>LOAD</sub> is the load resistor value.

The system has two important poles: one is from the compensation capacitor (C10) and the output resistor of the error amplifier, and the other one is from the output capacitor and the load resistor. These poles can be calculated with Equation (29) and Equation (30), respectively:

$$F_{P2} = \frac{G_{EA}}{2\pi \times C10 \times A_{V-FA}} \tag{29}$$

$$F_{p_3} = \frac{1}{2\pi \times C_{OUT} \times R_{LOAD}}$$
 (30)

Where the error-amplifier  $G_{EA}$ transconductance (1220µA/V), and Cout is the output capacitor.

The system may have another significant zero if the output capacitor has a large capacitance or a high ESR value. This zero can be located with Equation (31):

$$F_{\text{ESR}} = \frac{1}{2\pi \times C_{\text{OUT}} \times R_{\text{ESR}}}$$
 (31)

When the MPQ4210 works in boost mode, the DC gain of the voltage feedback loop is calculated with Equation (32):

$$A_{\text{VDC}} = \frac{V_{\text{IN}} \times A_{\text{V-EA}} \times R_{\text{LOAD}} \times V_{\text{FB}} \times G_{\text{CS}} \times R13}{2 \times V_{\text{OUT}}^2 \times R_{\text{SENSE}}} \quad \text{(32)}$$

There is also a right-half-plane zero (FRHPZ) that exists in boost mode. The frequency of the right half-plane zero is determined with Equation (33):

$$F_{RHPZ} = \frac{R_{LOAD}}{2 \times \pi \times L} \times (\frac{V_{IN}}{V_{OUT}})^2$$
 (33)

The right half-plane zero increases the gain and reduces the phase simultaneously, which results in a smaller phase and gain margin. The worstcase condition occurs when the input voltage is at its minimum and the output power is at its maximum.




### **PCB Layout Guidelines**


Efficient layout is a critical step in designing a buck-boost controller. Improper layout may result in reduced performance, EMI problems, resistive loss, and even system instability. For best results, refer to Figure 13 and follow the steps below:

- 1. In buck mode, place the input power loop including the input filter capacitor (C<sub>IN</sub>), the power MOSFETs (SWA and SWB), and the cycle-by-cycle current sense resistor (R4) as close as possible.
- 2. In boost mode, place the output power loop — including the output filter capacitor (C<sub>OUT</sub>), the power MOSFETs (SWC and SWD), and the cycle-by-cycle current sense resistor (R4) - as close as possible.
- 3. Use wide copper traces and power loop vias to help thermal dissipation.
- 4. Connect the exposed pad to GND, and place vias on the exposed pad for IC thermal dissipation.
- 5. Place small decoupling capacitors close to VIN, VOUT, and AGND.
- 6. Lay out the gate drive traces and return paths as directly as possible. Lay out the forward and return traces close together, either running side by side or on top of each other on adjacent layers, to minimize the inductance of the gate drive path.
- 7. Use Kelvin connections to R3 (for the average current sense) and R4 (for the cycleby-cycle current), and run lines in parallel from the R3/R4 terminals to the IC pins. Avoid crossing noisy areas such as SW1 and SW2 or gate drive traces.
- 8. Place the filter capacitor for the current sense signal as close to the IC pins as possible.
- 9. Place the VCC and AVDD capacitors as close as possible to the VCC and AVDD pins.
- 10. Place the BST1 bootstrap capacitor close to the IC, and connect directly to the BST1 and SW1 pins.
- 11. Place the BST2 bootstrap capacitor close to the IC, and connect directly to the BST2 and SW2 pins.

- 12. The feedback loop should be far away from any noise source. Place the FB dividers (R1 and R2) as close as possible to the FB and AGND pins.
- 13. Separate the power and signal paths so that no power or switching current flows through the AGND connections. Connect the PGND and AGND traces near the PGND pin, near the VCC capacitor PGND connection, or near the PGND connection of the cycle by cycle current sense resistor (R4).



**Top Layer** 



**Bottom Layer** 

Figure 13: Recommended PCB Layout



### TYPICAL APPLICATION CIRCUITS




Figure 14: V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 5V/9V/15V/20V for 100W USB PD



### REGISER DESCRIPTION

### **Register Map**

Address	Register	Туре	D7	D6	D5	D4	D3	D2	D1	D0	Reset State
0x00	REF_LS B	R/W	-	-	-	-	-	VREF_L			0000 0100
0x01	REF_MS B	R/W		VREF_H						0011 1110	
0x02	Control 1	R/W	SR	!	DISCHG	Dither	PNG_Latch	Reserved (9)	GO_BIT	ENPWR	0100 0000
0x03	Control 2	R/W	FSV	V	-	BB_FSW	OCP_	_MODE OVP_MODE		1000 0101	
0x04	ILIM	R/W	-	-	-	-	Reserved	ILIM			0000 1001
0x05	Interrupt status	R/W	-	-	-	OTP	-	OVP	OCP	PNG	0000 0000
0x06	Interrupt mask	R/W	-	-	-	M_OTP	-	M_OVP	M_OCP	M_PNG	0000 0001

### Note:

### Register Name: REF\_LSB, 0x00, Read/Write

Name	Bits	Default Value	Description
VREF_L	D[2:0]	100	Feedback V <sub>REF</sub> low 3 bits. LSB = 1mV.

### Register Name: REF\_MSB, 0x01, Read/Write

Name	Bits	Default Value	Description	
VREF_H	D[7:0]	0011 1110	Feedback V <sub>REF</sub> high 8 bits. LSB = 8mV.	

### See below for FB reference data format.

Name		VREF														
Format		Direct, unsigned binary integer														
Register Name	N/A			VREF_H D[7:0]							VREF_L D[2:0]					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access		N/A			r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Function		N/A			Data bit high Data bit low							W				
Default Value (0.5V)		N/A			500 integer											

Total 11 bits to set reference voltage. If V is an 11-bit, unsigned binary integer of VREF [10:0], then:  $V_{FB}(V) = V/1000.$ 

<sup>9)</sup> This bit must be written to 1 before start-up.



### Register Name: Control 1, 0x02, Read/Write

Name	Bits	Default Value	Description	Description				
			Program the $V_{\text{REF}}$ changing slew rate. This SR control only works after SS finishes. During the SS period, the $V_{\text{OUT}}$ slew rate is controlled by SS.					
			$V_{\text{OUT}}$ slew rate = $V_{\text{REF}}$ slew rate × feedback ratio of (R1 + R2) / R2.					
			SR Bits Value	V <sub>REF</sub> Slew Rate				
SR	D[7:6]	01	00	38mV/ms				
			01	50mV/ms				
			10	75mV/ms				
			11	150mV/ms				
	D[5]		bit 1 to always turn on the	put-to-ground discharge path. Write DISCHG internal discharge resistor. Write DISCHG bit rge resistor. DISCHG bit function works even				
		0	This bit does not affect the output discharge behavior in the following cases:					
DISCHG			<ol> <li>VOUT VOITAGE changed by I<sup>2</sup>C</li> <li>ENPWR power off</li> <li>EN pin power off</li> <li>Output OVP (When OVP_MODE enables discharge)</li> <li>VIN UVLO</li> </ol>					
			When GO_BIT is set to 1, $V_{\text{OUT}}$ discharges will automatically turn on. After GO_BIT resets to 0 with 20ms extra delay, the $V_{\text{OUT}}$ discharge path turns off.					
			Normally, it is suggested to set the slew rate low so $V_{\text{OUT}}$ can follow the $V_{\text{REF}}$ change with this internal discharge current. If $V_{\text{OUT}}$ cannot follow the $V_{\text{REF}}$ change even with the discharge due to a large $C_{\text{OUT}}$ capacitor, there is an additional 20ms discharge.					
Dither	D[4]	0	Frequency spread sprectru	um enable bit.				
Dittiel	D[4]	0	Dither is enabled when this	s bit is 1, and disabled when this bit is 0.				
		0	PNG status bit reset control bit. Refer to PNG bit description on page 36.					
PNG_Latch	D[3]		0 = PNG bit status recover range	rs to 0 once V <sub>OUT</sub> returns to its normal voltage				
1 = PNG bit		_	PNG bit status latches to 1 once $V_{\text{OUT}}$ exceeds the power good					
Reserved	D[2]	0	This bit must be set to 1 be	This bit must be set to 1 before the IC starts up.				



	1		
	D[1]	0	V <sub>REF</sub> change function enable bit. Set GO_BIT to 1 to enable the output change based on the VREF register. When the command completes (internal reference voltage steps to the goal of V <sub>REF</sub> ), GO_BIT auto-resets to 0. This prevents false operation of the VOUT scaling.
GO BIT			Write the VREF registers (00h and 01h register) first, then write GO_BIT = 1. The reference and output voltage will change based on the new $V_{REF}$ . GO_BIT resets to 0 when $V_{REF}$ reaches a new level. The host reads GO_BIT to determine whether the $V_{REF}$ scaling is finished or not.
			The $V_{\text{OUT}}$ discharge path enables when GO_BIT is 1, no matter what the DISCHG bit is. This can help pull $V_{\text{OUT}}$ from high to low in light-load condition. After GO_BIT resets to 0, the discharge continues and turn off after a 20ms delay.
			0 = V <sub>OUT</sub> cannot be changed
			1 = $V_{\text{OUT}}$ changes based on VREF registers. After $V_{\text{REF}}$ reaches the new level set by the VREF bits, GO_BIT resets to 0 automatically
		0	The MPQ4210 power switching enable bit.
			1 = Enables power switching
			0 = Disables power switching, but other internal control circuits work
			ENPWR start-up sequence:
ENPWR	D[0]		Step 1: Set V <sub>REF</sub> first, ENPWR = 0
			Step 2: Set GO_BIT = 1
			Step 3: Wait 200ms, then set ENPWR = 1 to start
			After ENPWER is set to 0 and a 200ms delay, the discharge function works.

### Register Name: Control 2, 0x03, Read/Write

Name	Bits	Default Value	Description					
FSW	D[7:6]	10	Switching frequency setting bit.  Writable during both ENPWR = 0 and ENPWR = 1 conditions. The switching frequency changes smoothly after I <sup>2</sup> C writes these bits.					
1000	D[1.0]		FSW bits	00	01	10	11	
			Frequency	200kHz	300kHz	400kHz	600kHz	
BB_FSW	D[4]	0	Buck-boost region switching frequency set bit. See Figure 4.  1 = higher switching frequency in buck-boost region. The higher Buck Boost switching frequency is 62.5% of the base switching frequency.  0 = lower switching frequency in buck-boost region. The lowers Buck-Boos switching frequency is 37.5% of the base switching frequency.			higher Buck- equency. ers Buck-Boost		





		01	Set OCP protection mode after triggering the cycle-by-cycle switching current limit (valley current limit in buck, or peak current limit in boost).
	D. 0.		00 = No hiccup or latch-off protection. Inductor current is limited by cycle- by-cycle current limit
OCP_MODE	D[3:2]		01 = Hiccup protection after triggering the switching current limit and FB < $60\%$ of $V_{\text{REF}}$ . Off-period is controlled by SS discharge
			10 = Latch-off protection. Must re-power or re-enable for the IC to restart
			11 = Reserved
			Set OVP protection mode after triggering the threshold at 127% of V <sub>REF</sub> .
	D[1:0]	01	$00$ = No protection after OVP, $V_{OUT}$ is regulated by COMP. No discharge after OVP
OVP_MODE			01 = Discharge $V_{\text{OUT}}$ through an internal resistor and stop switching when $V_{\text{FB}}$ exceeds 127% of $V_{\text{REF}}$ . Recover when $V_{\text{FB}}$ drops to 111% of $V_{\text{REF}}$
			10 = Latch-off protection. No discharge after OVP
			11 = Reserved

### Register Name: ILIM, 0x04, Read/Write

Name	Bits	Default Value	Description					
			Average current limit. Can be used to program output current limit.					
			ILIM Bits	Current Limit Threshold	Current Limit with 10mΩ R <sub>SENSE</sub>			
	D[2:0] 001		000	27.9mV	2.79A			
		001	33.3mV	3.33A				
ILIM		D[2:0] 001	010	39.3mV	3.93A			
			011	45.1mV	4.51A			
			100	51.2mV	5.12A			
			101	56.8mV	5.68A			
			110	62.8mV	6.28A			
			111	68.7mV	6.87A			



### Register Name: Interrupt Status, 0x05, Read/Write

Name	Bits	Default Value	Description	Reset Condition		
			Over-temperature protection indication.			
OTP	D[4]	0	0: Normal state			
			1: Chip is in over-temperature protection state			
			V <sub>OUT</sub> OVP indicator.	This bit is latched once		
OVP	D[2]	0	0: Normal state	triggered.		
			1: Chip is in over-temperature protection state	Write 0xFF to this register to		
ОСР	D[1]	0	Cycle-by-cycle switching current limit indication.  0: Normal state  1: Cycle-by-cycle current limit is triggered, V <sub>FB</sub> < 60% of V <sub>REF</sub> , and soft-start is finished	reset the interrupt status and INT's state.		
PNG	D[0]	0	Vout power not good indicator.  0: Normal state  1: Output power is not good. It indicates when Vout is out of both its upper and lower thresholds  The PNG_Latch bit controls the PNG reset behavior.	Related to PNG_Latch setting:  PNG_Latch = 0: This bit indicates instantaneous value. INT indicates instantaneous state  PNG_Latch = 1: This bit is latched once triggered. Write 0xFF to reset the interrupt status and INT's state		


### Register Name: Interrupt Mask, 0x06, Read/Write


Name	Bits	Default Value	Description
M_OTP	D[4]	0	Set M_OTP = 1 to mask off the OTP alert. M_OTP = 1 only masks INT's output. It is similar for other mask bits.
M_OVP	D[2]	0	OVP mask bit. Set 1 to mask off the OVP alert. M_OVP = 1 only masks INT's output.
M_OCP	D[1]	0	OCP mask bit. Set 1 to mask off the OCP alert. M_OCP = 1 only masks INT's output.
M_PNG	D[0]	1	PNG mask bit. Set 1 to mask off the PNG alert. M_PNG = 1 only masks INT's output.



### **PACKAGE INFORMATION**


### QFN-27 (5mmx5mm)






### **TOP VIEW**


**BOTTOM VIEW** 





### **SIDE VIEW**

**SECTION A-A** 



### **NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) DRAWING REFERENCE TO JEDEC MO-220.
- 5) DRAWING IS NOT TO SCALE.

### **RECOMMENDED LAND PATTERN**

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

© 2019 MPS. All Rights Reserved.