



ACT2803

5V/2.4A Dual Cell Battery Power Manager

FEATURES

- Dedicated Single-chip Integrated Dual Cell Battery Management
- Dual Cell Battery Charger with Cell Balancing Management
- Auto Detection support USB BC1.2, Chinese YD/T 1591-2009, Apple, and Samsung Devices
- Meet EN55022 Class B Radiated EMI Standard
- Pass MFi Test
- 4.5V-5.5V Input Voltage and 2.75A Input Current Limit
- 2.4A Output Current with CC Regulation
- 5.07V \pm 1% Output with Prioritized Power Path from Input to Output
- 4.20V/4.35V \pm 0.5% Battery Charge Voltage Accuracy of Each Cell
- Output Plug-in Detection Wakeup and No Load Detection Sleep Mode
- Optimized Power Path and Battery Charge Control
- <10uA Low Battery Drainage Current
- I2C Port for Optimal System Performance and Status Reporting
- Configurable Charge, Discharge and HZ modes
- >92% Charge and Discharge Efficiency at 2.4A Output for Full Battery Range
- 4 Modes of LED Operation
- Capability to Charge Wearable Devices
- Weak Input Sources Accommodation
- Safety:
 - Input Over-voltage Protection
 - Nearly Zero Power Short Circuit Protection
 - Output Over-voltage Protection

- Battery Over-charge and Over-discharge Protections
- Charge/Discharge Thermal Regulation
- TQFN5x5-40 Package

APPLICATIONS

- Backup Battery Pack
- Power Bank
- Dual Cell Boost Battery Charger
- Bluetooth Speaker
- Standalone Battery Charger with USB Output



GENERAL DESCRIPTION

ACT2803 is a space-saving and dedicated single-chip solution for dual-cell battery charge and discharge. It takes 5V USB input source to charge a dual cell battery with boost configuration in three phases: preconditioning, constant current, and constant voltage. Charge is terminated when the current reaches 10% of the fast charge rate. The battery charger is thermally regulated at 110°C with charge current foldback.

If input 5V is not present, ACT2803 discharge a dual cell battery with buck configuration to provide 5.07V \pm 1% to output ports. There is a power path from input to output. The cycle-by-cycle peak current mode control, constant current regulation, short circuit protection and over voltage protection maximize safe operation.

ACT2803 provides 4 LED drive pins for battery capacity level and charge status indication to indicate 25%, 50%, 75%, and 75% above battery level with battery impedance compensation. The LED indication patterns are programmable.


ACT2803 is available in a thermally enhanced 5mmx5mm QFN55-40 package with exposed pad.



ORDERING INFORMATION

PART NUMBER	BATTERY CELL VOLTAGE	JUNCTION TEMPERATURE	PACKAGE	PINS
ACT2803QJ-T	4.20V	-40°C to 150°C	QFN55-40	40

PIN CONFIGURATION



TOP VIEW

PIN DESCRIPTIONS

PIN	NAME	DESCRIPTION
1	CSN	Output current sense negative input.
2,3	CSP	Output current sense positive input.
4,5	VOUT	Power Output Pin.
6,7	VIN	USB or AC Adapter input.
8	OVGATE	Output to drive optional external NMOS protect IC from over voltage.
9	OVSENS	USB or AC Adapter input sense.
10	SCL	I2C clock input.
11	SDA	I2C data input.
12	PGND	Power ground. Directly connect this pin to IC thermal PAD and connect 22uF high quality capacitors from BAT to PGND on the same layer with IC.
13	HSB	High side bias pin. Connect a 47nF ceramic capacitor from HSB to SW.
14,15	SW	Internal switch connected to a terminal of the output inductor.
16,17	BAT	BAT connection. Connect it to battery current sense positive terminal. Bypass to PGND with high quality ceramic capacitors placed as close to the IC as possible.
18	BATS	Battery charge current sense input. Connect to charge sense resistor positive terminal with Kevin sense.
19	BATP	Connect to charge sense resistor negative terminal and battery positive terminal.
20	BATC	Battery central point connection. Connect to dual battery cell common terminal.
21	CBD	Cell balancing discharge. Connect to a discharge resistor from this pin to battery common terminal.
22	BATN	Battery negative terminal.
23	ICST	Fast charge current setting pin. Connect a resistor from this pin to AGND to set the charging current. The current setting ranges from 0.5A-1.8A. The voltage at this pin reflects the charge current and discharge current in charge mode and discharge mode, respectively.
24	TH	Temperature sensing input. Connect to a battery thermistor terminal.
25	VREG	+5V Bias output. Connect a 1.0uF to this pin. This pin supplies up to 50mA output current. The bias turns on in charge mode and discharge mode. Internal register bit can shut down the bias. Bias turns off in HZ mode.
26	AGND	Logic ground output. Connect this pin to the exposed PGND pad on same layer with IC.
27	PB	Push button input. When this pin is pushed for more than 40ms, LED1-4 indicators are enabled for 5 seconds.
28	LED1	Battery level indicator.

PIN DESCRIPTIONS

PIN	NAME	DESCRIPTION
29	LED2	Battery level indicator.
30	LED3	Battery level indicator.
31	LED4	Battery level indicator.
32	LEDLS1	LED1 threshold level shift. Connect a resistor from the pin to AGND to shift LED1 threshold.
33	LEDLS2	LED2 threshold level shift. Connect a resistor from the pin to AGND to shift LED2 threshold.
34	LEDLS3	LED3 threshold level shift. Connect a resistor from the pin to AGND to shift LED3 threshold.
35	LEDLS4	LED4 threshold level shift. Connect a resistor from the pin to AGND to shift LED4 threshold.
36	PT	LED indication mode input. The 5 modes of LED indication patterns are set by a voltage at this pin. Connect a resistor at the pin to set the voltage and an LED indication pattern.
37	RIMC	RIMC Battery impedance compensation input. Connect a resistor to this pin to offset the LED thresholds in charge mode and discharge mode.
38	HYST	The hysteresis window setting input. Connect a resistor at the pin to set the hysteresis windows for LED1, 2, 3, 4. In charge mode, LED thresholds moves up and in discharge mode, LED thresholds moves down.
39	DM	Output port auto detection input. Connected to portable device D-.
40	DP	Output port auto detection input. Connected to portable device D+.
41	PGND	Exposed pad. Must be soldered to ground plane layer(s) on the PCB for best electrical and thermal conductivity.

ABSOLUTE MAXIMUM RATINGS^①

PARAMETER	VALUE	UNIT
LEDLS1, LEDLS2, LEDLS3, LEDLS4, RIMC, HYST and PT to GND	-0.3 to +6	V
LED1, LED2, LED3 and LED4 to GND	-0.3 to +6	V
PB, DM, DP, TH, SCL, SDA and ICST to GND	-0.3 to +6	V
OVSSENS to GND	-0.3 to +16	V
OVGATE to GND	-0.3 to +12	V
VIN, VOUT and VREG to GND	-0.3 to +6	V
CSP to CSN, CSP to VOUT	-0.3 to +0.3	V
BAT to BATS, BATS to BATP	-0.3 to +0.3	V
BATC to BATN	-0.3 to +6	V
BAT to BATC	-0.3 to +6	V
BATN to GND	-0.3 to +0.3	V
CBD to BAT	-6 to +0.3	V
BATN to CBD	-6 to +0.3	V
SW to PGND	-0.3 to +12	V
HSB to SW	-0.3 to +6	V
Junction to Ambient Thermal Resistance (θ_{JA})	40	°C/W
Operating Junction Temperature (T_J)	-40 to 150	°C
Operating Temperature Range (T_A)	-40 to 85	°C
Store Temperature	-55 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C

①: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

($V_{IN} = 5V$, $T_A = 25^{\circ}C$, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Current Limit, Over Voltage Protection, Output Under Voltage Protection					
Input Voltage Range		4.5		5.5	V
Input Over Voltage Protection	VIN rising, V_{IN_OVP}	5.5	5.7	6.0	V
Input Over Voltage Hysteresis	VIN falling, $V_{IN_OVP_HYST}$		290		mV
Input Under Voltage Lock-Out	VIN rising, V_{IN_UVLO}		4.2		V
Input Under Voltage Lock-Out Hysteresis	VIN falling, $V_{IN_UVLO_HYST}$		200		mV
Input Current Limit Setting Range		-10%	2.75	+10%	A
Output Under Voltage Protection (UVP)	VOUT falling, V_{OUT_UVP}		3.65		V
Output Under Voltage Protection Hysteresis	VOUT rising, $V_{OUT_UVP_HYST}$		200		mV
Q1 Wait Time in Hiccup Mode			3		s
Boost Mode/Charge Mode					
Switching Frequency		-15%	400	+15%	kHz
Precondition Voltage Threshold of Each Cell	VBAT1,2 rising		2.8		V
Preconditioning Current	Percentage of fast charge current		15		%
Boost Charger UVLO	VOUT rising, BST_UVLO		4.2		V
Battery End-Of-Charge Voltage	VBAT_EOC (ACT2803QJ-T)	-0.5%	4.2	+0.5%	V
Fast Charge Current Setting	$R_{icst}=8k\Omega$	-10%	1.0	+10%	A
End of Charge Detection Current	Percentage of fast charge current		10		%
Shielding cable Detection Threshold at PB	PB falling In charge mode		3.5		V
Charge Current Foldback Threshold with VIN, Without Shielding Cable Connected	Start point		4.7		V
	End point		4.6		V
Charge Current Foldback Threshold with VIN, With Shielding Cable Connected	Start point		4.92		V
	End point		4.82		V
Continuous Charging Time after EOC	TEOC		45		min
Charger Thermal Regulation Temperature		100	110	120	$^{\circ}C$

ELECTRICAL CHARACTERISTICS

($V_{IN} = 5V$, $T_A = 25^{\circ}C$, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Buck mode/Discharge					
Buck Under Voltage Lock-Out	VABT falling, VBAT1,2		2.9		V
VOUT Output Regulation Voltage	REG3[1:0]=00, Default		5.07		V
	REG3[1:0]=01		5.12		V
	REG3[1:0]=10		5.17		V
	REG3[1:0]=11		5.22		V
VOUT Current Limit	RCS=25mΩ, ICC	2.45	2.65	2.85	A
Buck Converter Under Voltage Protection Threshold	VOUT falling goes into hiccup		3.65		V
Buck Converter Over Voltage Protection Threshold	VOUT rising, BCK_OVP		5.7		V
Buck Convert Hiccup Time			3.4		s
Buck Converter Light-Load Cut-off Current		5	10	15	mA
Buck Converter Light-Load Cut-off Deglitch Time			12.5		s
High Side Switch Peak Current Limit	All condition	4.5			A
Over Temperature Protection	OTP		160		°C
Over Temperature Protection Hysteresis	OTP_HYST		20		°C
Battery Protection					
Battery Over Charge Current		2.6	3		A
Battery Over Voltage	Percentage of EOC Voltage	101	102.5	104	%
Battery Under Voltage and Short Circuit Protection			1.6		V
Preconditioning timer	If timer expires, goes to latch-off		1		hr
TH Pull-up Current	Charge mode		140		uA
	Discharge mode		100		uA
TH High Threshold	Charge mode		2.5		V
	Discharge mode		2.5		V
TH Low Threshold	Charge mode		1		V
	Discharge mode		0.57		V

ELECTRICAL CHARACTERISTICS

($V_{IN} = 5V$, $T_A = 25^{\circ}C$, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
System Management					
VREG Output Current			50		mA
PB Rising Threshold	PB Rising, discharge mode		0.95		V
PB Falling Threshold	PB Falling, discharge mode		0.75		V
PB internal pull up resistance	Pull up to internal supply		1.2		MΩ
Fault Condition Alarm Frequency	0.5s on and 0.5s off		1.0		Hz
Fault Condition Alarm Timer			10		s
LED Indication					
LED1-4 Indication Level Setting		5.5		8.8	V
LED Sink Current			3		mA
LED1-4 Scan Interval	For each LED pattern before lighting LEDs		0.5		s


ELECTRICAL CHARACTERISTICS

($V_{IN} = 5V$, $T_A = 25^\circ C$, unless otherwise specified.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SCL, SDA Input Low	$V_{CC} = 5V$			0.4	V
SCL, SDA Input High	$V_{CC} = 5V$	1.25			V
SDA Leakage Current	$SDA = 5V$			1	μA
SDA Output Low	$I_{OL} = 5mA$			0.35	V
SCL Clock Frequency, f_{SCL}		0		1000	kHz
SCL Low Period, t_{LOW}		0.5			μs
SCL High Period, t_{HIGH}		0.26			μs
SDA Data Setup Time, t_{SU}		50			ns
SDA Data Hold Time, t_{HD}	See Note: 1	0			ns
Start Setup Time, t_{ST}	For Start Condition	260			ns
Stop Setup Time, t_{SP}	For Start Condition	260			ns
Capacitance on SCL or SDA Pin				10	pF
SDA Fall Time SDA, T_{of}	Device requirement			120	ns
Rise Time of both SDA and SCL, t_r	See Note: 3			120	ns
Fall Time of both SDA and SCL, t_f	See Note: 3			120	ns
Pulse Width of spikes must be suppressed on SCL and SDA		0		50	ns

Notes:

1. Comply to I2C timings for 1MHIZ operation - "Fast Mode Plus"
2. No internal timeout for I2C operations
3. This is a I2C system specification only. Rise and Fall time of SCL & SDA not controlled by the device.
4. Device Address is 7'h5A - Read Address is 8'hB4 and write is 8'hB5



I²C DESCRIPTION

PROGRAMMABLE PARAMETER LIST

ITEMS	STEP/STATUS	DEFAULT	COMMENT
Input Current Limit and Q1			
Input Current Limit	0.6A, 1.25A, 2.75A, 3.4A	2.75A	+/-10%
VIN UVLO	4.2V, 4.5V	4.2V	
Buck Converter/Discharge Mode			
Discharge Cut-Off Voltage	2.7V, 2.8V, 2.9V, 3.0V	2.9V	
VOOUT Current Limit	1.25A/2.65A	2.65A	
VOOUT Voltage	5.07V, 5.12V, 5.17V, 5.22V	5.07V	
Boost Converter/Charge Mode			
Battery EOC Voltage	4.35V, 4.20V, 4.15V, 4.1V	4.20V (ACT2803QJ-T)	
Pre-charge voltage threshold	2.8V, 3.0V	2.8V	
Pre-charge Current	10%, 15%, 20%, 25%	15%	
EOC Current	6%, 10%, 14%, 18%	10%	
Fast charge current	60%, 80%, 100%, 120%	100%	
System			
VCC ON/OFF in HZ Mode	ON, OFF	OFF	

CUSTOMER REGISTER MAP

Address	Type	Default Value	Bits							
			7	6	5	4	3	2	1	0
0x01h Master	R/W	8'h00	Spare	Spare	Force Standby 0: No Force 1: Force	Disable Light Load 0: Enable 1: Disable	Disable Battery Cell Balance 0: Enable 1: Disable	Mask Faults 0: No Mask 1: Mask	Clear Faults 0: No Clear 1: Clear Faults	Soft Reset 0: No Reset 1: Reset
0x02h Config System	R/W	8'h00	Spare	Spare	Spare	LED Indication Lock-out 0: 0s 1: 30s	Spare	LED Scan Disable 0: Enable 1: Disable	LED Always Display During Discharge 0: Disable 1: Enable	LED Breathing PWM Period 0: 2s 1: 3s
0x03h Config Discharge	R/W	8'h88	Vin Current Limit 00: 2.75A 01: 0.6A 10: 3.4A 11: 1.25A		VIN UVLO Level 0: 4.2V 1: 4.5V	Spare	Battery Discharge Cut-Off Voltage 00: 2.7V 01: 2.8V 10: 2.9V 11: 3.0V		Spare	Spare
0x04h Config Charge	R/W	8'h99	Charge Time after EOC 0: 0s 1: 45mins	Battery Pre-Condition Voltage Level 0: 2.8V 1: 3.0V	Battery Pre-Condition Current Level 00: 10% 01: 15% 10: 20% 11: 25%		Battery EOC Voltage Level 00: 4.10V 01: 4.15V 10: 4.20V 11: 4.35V		Battery EOC Current Level 00: 6% 01: 10% 10: 14% 11: 18%	
0x05h Config Charge and System	R/W	8'h92	Battery Fast Charge Current Level 00: 60% 01: 80% 10: 100% 11: 120%		VREG ON/OFF in HZ Mode 0: OFF 1: ON	HZ Latch-Off 0: No Latch-Off 1: Latch-Off	Spare	Cell Balance Hysteresis 0: 120mV 1: 60mV	Thermistor Thresholds 0: Single 1: Dual	Spare
0x06h System Status	R	8'h00	DC-DC Operation Mode 00: Disabled 01: Charge 10: Discharge 11: Not Used		Battery Charging Status 00: Trickle 01: Pre-Condition 10: Fast Charge 11: Top Off		USB Device Status 0: Not Connected 1: Connected	Spare	Spare	Spare
0x07h System Fault	R	8'h00	VIN UV/OV 0: No Fault 1: Fault	VOUT UV/OV 0: No Fault 1: Fault	Over-Temperature 0: No Fault 1: Fault	Discharging Thermal Foldback 0: No Fault 1: Fault	Flash Light Over-Current 0: No Fault 1: Fault	Spare	Spare	Spare
0x08h Battery Fault	R	8'h00	Battery Over-Temperature 0: No Fault 1: Fault	Battery Under-Temperature 0: No Fault 1: Fault	Battery Over-Voltage 0: No Fault 1: Fault	Battery Cut-Off 0: No Fault 1: Fault	Battery Short & Pin Fault 0: No Fault 1: Fault	Battery Over-Current 0: No Fault 1: Fault	Battery Trickle / Pre-Condition Timer Expire 0: No Fault 1: Fault	Battery Low 0: No Fault 1: Fault

FUNCTIONAL DESCRIPTION

ACT2803 is a complete battery charging and discharging power management solution for applications of dual-cell lithium-based backup battery pack or power bank.

With the advanced bidirectional architecture, a synchronous boost/buck converter is connected from VOUT to switching node (SW). The converter could be configured as either boost to charge battery or buck to discharge battery.

Modes of Operation

ACT2803 has 3 operation modes: charge mode, discharge mode, and high-impedance (HZ) mode.

High Impedance (HZ) Mode

HZ mode is the default mode. In HZ mode, all the switches are turned off, only PB circuit alive and the IC draws less than 10uA current from VBAT.

Discharge Mode

In discharge mode, Buck converter operates in CV/CC regulation. VOUT current limit is set at 2.65A.

Charge Mode

ACT2803 is configured in charge mode (boost mode) when VIN is valid. In this mode, a battery is charged with trickle, preconditioning, fast charge, top-off and end of charge (EOC). The typical charge management is shown in Figure 1.

Precondition Charge

When operating in precondition state, the cell is charged at a reduced current at 15% of the programmed maximum fast charge constant current. Once VBAT reaches the precondition threshold voltage the state machine jumps to the fast charge state.

Fast Charge

If battery voltage is above preconditioning threshold, boost converter charges battery with constant current. In fast charge state, the ACT2803 charges at the current set by the external resistor connected at the ICST pin. During a normal charge cycle fast charge continues in CC mode until VBAT reaches the charge termination voltage, at which point the ACT2803 charges in top off state.

Top Off

Device transitions from Fast Charge (CC) to Top Off (CV), and moves to EOC (End of Charge) state when charging current is less than IEOC.

End of Charge

In Top Off mode, when charges current decreases to 10% of set fast charge current, the boost converter goes into end of charge mode and keep monitoring the battery voltage.

Recharge

In EOC, device would re-charge batteries when both battery voltage levels drops 5% below VEOC.

Battery Removal

If the battery is removed, boost converter regulates at the programmed regulation voltage.

Cell Balance

Cell Balance is activated in both Fast Charge and Top Off modes. Each battery is connected with a parallel bleeding switch.

Push Button

PB is always watched in HZ mode and discharge mode. If the push button PB is pressed for >40mS in HZ mode, the LEDs will turn on for 5 seconds. In the mean time, discharge mode is enabled.




Figure 1: Typical Li+ Charge Profile and ACT2803 Charge States

APPLICATIONS INFORMATION

Fast Charge Current Control

The block diagram in Figure 2 shows how battery current is sensed for charge current control.




Figure 2: Battery current monitoring

A small percentage of charge current is sensed and sunk into a resistor connected at pin ICST. In charge mode, this would allow user to set fast charge current based on the following equation.

$$I_c (A) = \frac{1000}{5 \times R_{CS} (m\Omega) \times R_{ICST} (k\Omega)} \quad (1)$$

For example, $I_c=1A$ with $R_{CS}=25m\Omega$ and $R_{ICST}=8k\Omega$.

Recommended R_{ICST} is shown in following table:

$I_c (A)$	R_{ICST}		Units
	$R_{CS}=25m\Omega$	$R_{CS}=50m\Omega$	
0.8	10	5	kΩ
0.9	8.89	4.44	kΩ
1.0	8	4	kΩ
1.1	7.27	3.64	kΩ
1.2	6.67	3.33	kΩ
1.3	6.15	3.08	kΩ
1.4	5.71	2.86	kΩ
1.5	5.33	2.67	kΩ

During discharge mode, inputs of battery current sense amp are flipped to sense discharge current, and voltage level at pin ICST can be used (by the system) to monitor the magnitude of discharge current based on the following equation.

$$V_{ICST} = \frac{I_{DISCHARGE} \times R_{ICST}}{20 k\Omega} \quad (2)$$

For example: $V_{ICST}=0.4V$ with $I_{DISCHARGE}=1A$, and $R_{ICST}=8k\Omega$.

LED Threshold Setting

LED1, LED2, LED3 and LED4 thresholds are adjustable with external resistors R_{LS1} , R_{LS2} , R_{LS3} , and R_{LS4}

connected from LEDLS1, LEDLS2, LEDLS3, LEDLS4 to APNG respectively, as shows in Figure3.




Figure 3: LED threshold setting

The following equation shows how the external resistor shifts the LED thresholds. The range of LED1 - LED4 indicator threshold shift from 5.5V - 8.8V.

$$V_{LEDX} (V) = 5.5 V + \frac{108 k\Omega}{R_{LSX} (k\Omega)} \quad (3)$$

VLED Example is given by the below table:

RLSx (kΩ)	VLEDx (V)	RLSx (kΩ)	VLEDx (V)
40	8.2	72	7
43.2	8	90	6.7
47	7.798	108	6.5
49.1	7.7	120	6.4
57	7.395	135	6.3
60	7.3	180	6.1
67.5	7.1	270	5.9

LED Hysteresis Window Setting

The adjustable LED voltage thresholds are set for HZ mode. In charge mode, the measured battery voltage is higher than in HZ mode, while in discharge mode, the measured battery voltage is lower. To have relatively better “fuel gauge” for battery, a programmable hysteresis window will help. When the battery voltage goes up (in charge mode), the thresholds become higher, when the battery voltage goes down, lower thresholds are applied.

ACT2803 provide HYST pin to set hysteresis window for each indication level as shows in Figure 3.

HYST pin is regulated at 1V. Its input current will determine hysteresis adjustment equally to all level. Connect HYST to AGND via a resistor to set hysteresis window.

Beside the hysteresis window, to avoid comparison oscillation, fixed 100mV of hysteresis is added to each LEVEL comparator.

The LED1 and LED2 hysteresis window is given by the following equation:

$$V_{HYST} (mV) = \frac{32.4}{R_{HYST} (k\Omega)} \text{ for LED1 and LED2} \quad (4)$$

The LED3 and LED4 hysteresis window is given by the following equation:

$$V_{HYST} (mV) = \frac{27}{R_{HYST} (k\Omega)} \text{ for LED3 and LED4} \quad (5)$$

The table below provides example RHYST calculation results:

R _{HYST} (kΩ)	LED1 V _{HYST}	LED2 V _{HYST}	LED3 V _{HYST}	LED4 V _{HYST}
Floating	0mV	0mV	0mV	0mV
270	120mV	120mV	100mV	100mV
135	240mV	240mV	200mV	200mV
90	360mV	360mV	300mV	300mV
67.5	480mV	480mV	400mV	400mV
54	600mV	600mV	500mV	500mV
45	720mV	720mV	600mV	600mV

Battery Impedance Compensation

To avoid the number of LEDs changes between charge and discharge modes. Internal impedance compensation circuit is built in. An external resistor is used to set the impedance from 100mΩ to 800mΩ. RIMC is corresponding to battery impedance. The LED1-4 thresholds shifted up and down based on the product of charge/discharge current and set impedance. RIMC value is given by below equation.

$$R_{IMC} (k\Omega) = 2160 k\Omega \times \frac{R_{CS} (m\Omega)}{R_{BAT} (m\Omega)} \quad (6)$$

In case not using compensation, float RIMC then there is no compensation affects to trig-points.

RIMC example is given by the following table:

RBAT (mΩ)	100	200	300	400	500	600	700
RCS = 25 mΩ	540k	270k	180k	135k	108k	90k	77k

RCS = 50 mΩ	1080k	540k	360k	270k	216k	180k	154k
-------------	-------	------	------	------	------	------	------

Battery Temperature Monitoring

The ACT2803 monitors the battery pack temperature by measuring TH voltage at the TH pin as shows in Figure 4. The TH pin is connected to the thermistor resistor net which includes a negative temperature coefficient thermistor. An internal current source provides a bias current to generate TH voltage. The ACT2803 compares the voltage at the TH pin with the internal V_{THH} and V_{THL} thresholds to determine if charging or discharging is allowed. When V_{TH} < V_{THL} or V_{TH} > V_{THH}, it will be triggered latch off fault, there is 3 ways to wake up ACT2803 when V_{TH} returns to the normal range.

1. Push PB when latch off bit is not set
2. I²C to clear faults in standby
3. Plug Vin to power up




Figure 4. Thermistor setting

$$V_{TCL} = I_{CHG} \times R_{chot} \quad (7)$$

$$V_{TCH} = I_{CHG} \times R_{cold} \quad (8)$$

$$R_{chot} = R_b + \frac{R_a \times R_{NTCh}}{R_a + R_{NTCh}} \quad (9)$$

$$R_{cold} = R_b + \frac{R_a \times R_{NTCc}}{R_a + R_{NTCc}} \quad (10)$$

R_{NTCc}: NTC Resistor at cold temperature (Tcold)

R_{NTCh}: NTC Resistor at hot temperature (Thot)

From (7) (8) (9) and (10) calculate Ra and Rb in charge mode, as the same method, the resistors in discharge mode can be calculated.

For example, use NXRT15XH103 NTC resistor, the temperature in charge mode is 0°C to 45°C, we know

$R_{NTC0}=27.219k$ and $4.917k$ at $0^{\circ}C$ to $45^{\circ}C$, respectively. We can calculate $R_a=33k\Omega$ and $R_b=2.87k\Omega$ based on the above formulas. As the same method we can calculate the value when the temperature is $-20^{\circ}C$ to $60^{\circ}C$.

Cell Balance Setting

ACT2803 has integrated a cell balance feature to reduce the un-balance charge between dual batteries. Normally cell balance is activated during Fast Charge and Top Off modes.

In charge mode, the battery charger provides bias current to balance battery charge. The balance resistor is either connected to upper battery or lower battery depending on which battery voltage is higher. The balance resistor is connected in parallel with one battery that is higher than the other battery. For extremely unbalanced 2S batteries, the charger takes a few cycles to make two battery voltage balanced. For some applications, like removable dual cell batteries, a charger is required to balance dual cells in one charge cycle. In this case, the circuit shown in Figure 5 is recommended. The balance current through the 22 Ohm resistor needs to be higher than EOC current threshold.




Figure 5: Cell balance

LED Indication

ACT2803 is designed 5 levels of PT pin voltage into 5 application patterns. A resistor is connected from PT pin to ground and the voltage at PT pin programs the LED indication patterns shown in Figure 6.




Figure 6: LED Indication

In discharge mode, when battery voltage goes below LED1 threshold, LED1 starts flashing until Buck (discharge mode) turns off due to either light load or Buck UVLO. The flash frequencies for all the LEDs are 0.5Hz with 1s on and 1s off.

In HZ mode, when PB is pressed for 40ms, Buck turns on. If $V_{BAT} < LED1$, LED1 starts flashing until Buck turns off.

Conventional indication patterns could behave to have two application. Setting $R_{PT}=4k\Omega$ to have "Always On", setting $R_{PT}=12k\Omega$ to have "5s Indication". The behaviors for both setting are same in charge mode.

See below table for more information.

#	INDICATION PATTERN	R_{PT}
1a	Conventional Always On In Discharge	4k Ω
1b	Conventional 5s Indication in Discharge	12k Ω
2	Breathing 5s Indication in Discharge	24k Ω
3	Bottom Charging 5s Indication in Discharge	40k Ω
4	Circulating 5s Indication in Discharge	56k Ω

Below shows 4 LED indication patterns.

	Conventional	Bottom Charging	Circulating	Breathing
<25%	⊗⊗⊗⊗	⊗⊗⊗⊗	⊗⊗⊗⊗	⊗⊗⊗⊗
25%≤SOC<50%	⊗⊗⊗⊗	⊗⊗⊗⊗	⊗⊗⊗⊗	⊗⊗⊗⊗
50%≤SOC<75%	⊗⊗⊗⊗	⊗⊗⊗⊗	⊗⊗⊗⊗	⊗⊗⊗⊗
75%≤SOC<100%	⊗⊗⊗⊗	⊗⊗⊗⊗	⊗⊗⊗⊗	⊗⊗⊗⊗
EOC	⊗⊗⊗⊗	⊗⊗⊗⊗	⊗⊗⊗⊗	⊗⊗⊗⊗
	⊗ Flash	⊗ Circulating on	⊗ Always on	
	⊗ Breathing on/off	⊗ Off		

LED1-4 Refreshing Cycle

Every time when VIN is plugged in or a PB is pushed, LED1, 2, 3, 4 turns on sequentially at 0.5s interval, like

a LED scanning, and then goes into corresponding mode defined by PT pin.

LED1-4 Fault Alarm Signal

At fault conditions, actions are taken. In the meantime, all the 4 LEDs turn on/off with 0.5s on and 0.5s off for 10 seconds to send alarm signal out. The fault conditions include battery OVP, UVP, OTP.

PC Board Layout Guidance

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the IC.

- 1) Arrange the power components to reduce the AC loop area.
- 2) Place the decoupling ceramic capacitor as close to BAT pin as possible. Use different capacitance combination to get better EMI performance.
- 3) Place the decoupling ceramic capacitors close to VIN pin, VOUT pin, and BAT pin.
- 4) Use copper plane for power GND for best heat dissipation and noise immunity.
- 5) Connect battery with the sequence of BATN->BATP->BATC.
- 6) Use Kelvin sense from sense resistors to CSP and CSN pins, and the sense resistor from BATS and BATP pins.
- 7) SW pad is a noisy node switching. It should be isolated away from the rest of circuit for good EMI and low noise operation.
- 8) Thermal pad is connected to GND layer through vias. PGND and AGND should be single-point connected.
- 9) RC snubber and external Schottky diode across SW to PGND can be added as needed for reducing SW spike and better EMI performance.




Figure 7. ACT2803 typical application circuit







(Input current limit 2.75A, fast charge current limit 1.0A, discharge output constant current 2.4A)
Charge: Cold: 0°C, Hot: 45°C. Discharge: Cold: -20°C, Hot: 60°C.

Table 5: BOM List

ITEM	REFERENCE	DESCRIPTION	QTY	MANUFACTURER
1	L1	SWPA8040S4R7NT 4.7uH 5.9A(8*8*4mm)	1	Sunlord
2	D1	MBR1020VL, 20V/1A Schottky, SMA, Optional	1	Panjit
3	C1	Ceramic capacitor, 10uF/16V, X7R, 1206	1	Murata/TDK
4	C2	Ceramic capacitor, 4.7uF/10V, X7R, 0805	1	Murata/TDK
5	C3,C10,C11,C12	Ceramic capacitor, 22uF/10V, X7R, 1206	4	Murata/TDK
6	C5,C7,C8	Ceramic capacitor, 22uF/16V, X7R, 1206	3	Murata/TDK
7	C4	Ceramic capacitor, 47nF/16V, X7R, 0603	1	Murata/TDK
8	C6,C13	Ceramic capacitor, 0.1uF/16V, X7R, 0603	2	Murata/TDK
9	C14	Ceramic capacitor, 2.2nF/10V, X7R, 0603	1	Murata/TDK
10	C15	Ceramic capacitor, 1uF/10V, X7R, 0603	1	Murata/TDK
11	C16	Ceramic capacitor, 2.2uF/10V, X7R, 0603	1	Murata/TDK
12	C19	Ceramic capacitor, 3.3uF/10V, X7R, 0603	1	Murata/TDK
13	C20	Ceramic capacitor, 100nF/10V, X7R, 0603	1	Murata/TDK
14	R1	Chip Resistor, 2.7Ω, 1/8W, 5%, 0805	1	Murata/TDK
15	R2,R3	Chip Resistor, 25mΩ, 1/2W, 1%, 1206	2	SART
16	R5	Chip Resistor, 8kΩ, 1/10W, 1%, 0603	1	Murata/TDK
17	R6	Chip Resistor, 83kΩ, 1/10W, 1%, 0603	1	Murata/TDK
18	R7	Chip Resistor, 63.5kΩ, 1/10W, 1%, 0603	1	Murata/TDK
19	R8	Chip Resistor, 51.4kΩ, 1/10W, 1%, 0603	1	Murata/TDK
20	R9	Chip Resistor, 41.5kΩ, 1/10W, 1%, 0603	1	Murata/TDK
21	R10,R11	Chip Resistor, 540kΩ, 1/10W, 1%, 0603	2	Murata/TDK
22	R12	Chip Resistor, 0.47Ω, 1/8W, 1%, 0805	1	Murata/TDK
23	R14,R26	Chip Resistor, 715kΩ, 1/10W, 5%, 0603	2	Murata/TDK
24	R15	Chip Resistor, 12kΩ, 1/10W, 1%, 0603	1	Murata/TDK
25	R17	Chip Resistor, 10Ω, 1/10W, 5%, 0603	1	Murata/TDK
26	R24	Chip Resistor, 47Ω, 1/2W, 1%, 1206	1	Murata/TDK
27	R27	Chip Resistor, 100Ω, 1/10W, 1%, 0603	1	Murata/TDK
28	R30,R31	Chip Resistor, 510Ω, 1/10W, 5%, 0603	2	Murata/TDK
29	R32	Chip Resistor, 3kΩ, 1/10W, 1%, 0603	1	Murata/TDK
30	R33	Chip Resistor, 32kΩ, 1/10W, 1%, 0603	1	Murata/TDK
31	R _{NTC}	103AT NTC Thermistor, NXRT15XH103V	1	Murata
32	LED1,LED2,LED3,LED4	LED, 0603, Blue	4	LED Manu
33	PB	Push Button Switch	1	
34	Output USB	10.2*14.6*7mm,4P	1	
35	Micro USB	MICRO USB 5P/F SMT B	1	
36	U1	IC, ACT2803 QFN 5X5-40	1	Qorvo







TYPICAL PERFORMANCE CHARACTERISTICS

(Schematic as show in Figure 7, Ta = 25°C, unless otherwise specified)





TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(Schematic as show in Figure 7, Ta = 25°C, unless otherwise specified)




TYPICAL PERFORMANCE CHARACTERISTICS CONT'D


(Schematic as show in Figure 7, Ta = 25°C, unless otherwise specified)




PACKAGE OUTLINE AND DIMENSIONS



Top View



Bottom View



Side View

Dimensional Ref.			
REF.	Min.	Nom.	Max.
A	0.700	0.750	0.800
A1	0.000	---	0.050
A3	0.203 Ref.		
D	5.0BSC		
E	5.0BSC		
D2	3.300	3.400	3.500
E2	3.300	3.400	3.500
--	--		
b	0.150	0.200	0.250
e	0.400 BSC		
L	0.300	0.400	0.500
K	0.400 Ref.		
Tol. of Form&Position			
aaa	0.10		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		

Notes

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5-2009.
2. ALL DIMENSIONS ARE IN MILLIMETERS.
3. UNILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

Product Compliance

This part complies with RoHS directive 2011/65/EU as amended by (EU) 2015/863.

This part also has the following attributes:

- Lead Free
- Halogen Free (Chlorine, Bromine)



Contact Information

For the latest specifications, additional product information, worldwide sales and distribution locations:

Web: www.qorvo.com

Tel: 1-844-890-8163

Email: customer.support@qorvo.com

For technical questions and application information:

Email: appsupport@qorvo.com

Important Notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. **THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.**

Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

Copyright 2019 © Qorvo, Inc. | Qorvo® and Active-Semi® are trademarks of Qorvo, Inc.