




**Monolithic Integrated Circuit – P channel MOS, ion implantation**

**Applications:** Cross point array 5 x 2, especially for space division multiplex systems of PABX's (Private Automatic Branch Exchange)

**Features:**

- Integrated driver logic
- Balanced switching network
- Without operating current flow in the speech path
- TTL compatible logic control
- Internally protected inputs
- Signal inputs are galvanically separated from signal path




86 2304 e

**Fig. 1** Basic circuit diagram of speech-branch conductors

# U 145 M

## Pin Connection



Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	$V_{SS}$	8	$E_{3a}$	15	$A_{2b}$	22	off
2	$A_{1a}$	9	$Y_4$	16	Pu (clean)	23	$E_{2b}$
3	$Y_1$	10	$E_{4a}$	17	$E_{5b}$	24	ON
4	$E_{1a}$	11	$Y_5$	18	$V_{DD}$	25	$E_{1b}$
5	$Y_2$	12	$E_{5a}$	19	$E_{4b}$	26	$X_1$
6	$E_{2a}$	13	$X_2$	20	Lö (clear)	27	$A_{1b}$
7	$Y_3$	14	$A_{2a}$	21	$E_{3b}$	28	$V_{SUB}$

## Absolute maximum ratings

Supply voltage range I

$$V_{DD} = -24 \text{ V} \quad V_{SUB} \quad -0.3 \dots + 8.5 \quad \text{V}$$

Supply voltage range II

$$V_{SUB} = +5 \text{ V} \quad -V_{DD} \quad -0.3 \dots +27.5 \quad \text{V}$$

Voltage on speech channels

$$V_{DD} = -24 \text{ V} \quad V_{i, SPR} \quad -15 \dots + 0.3 \quad \text{V}$$

Sum current of all speech channels

$$I_{SUM} \quad 70 \quad \text{mA}$$

Current per control input

$$I_{LOG} \quad - 1 \dots +10 \quad \text{mA}$$

Non-repetitive voltage at speech channels

$$V_{S, SPR}^{*)} \quad - 3 \dots + 3 \quad \text{kV}$$

Non-repetitive voltage at control inputs

$$V_{S, LOG}^{*)} \quad -0.5 \dots + 1 \quad \text{kV}$$

Power dissipation

$$T_j = +70 \text{ °C} \quad P_{tot} \quad 780 \quad \text{mW}$$

Junction temperature

$$T_j \quad +125 \quad \text{°C}$$

Ambient temperature range

$$T_{amb} \quad 0 \dots + 70 \quad \text{°C}$$

Storage temperature range

$$T_{stg} \quad -55 \dots +150 \quad \text{°C}$$

## Electrical characteristics

$$T_{amb} = 0 \dots +70 \text{ °C}, V_{SUB} = +5 \text{ V} \pm 5\%$$

$$V_{DD} = -24 \text{ V} \pm 5\%, \text{ unless otherwise specified}$$

Current consumption I

$$I_{SUB} \quad 14.5 \quad \text{mA}$$

Current consumption II

$$-I_{DD} \quad 12 \quad \text{mA}$$

Min. Typ. Max.

\*) Discharge of 200 pF across 1.5 kΩ series resistance of the input

			Min.	Typ.	Max.
ON resistance					
$T_j = +25\text{ °C}$	Fig. 3	$R_D$			50 $\Omega$
$T_j = +70\text{ °C}$	Fig. 3	$R_D$			60 $\Omega$
Resistance difference ring/tip wire	Fig. 3	$\Delta R_D$			5 $\Omega$
Maximum signal level $f = 800\text{ Hz}$ , $\Delta a_E \leq 0.1\text{ dB}$	Fig. 2	$P_A$	13		dBm
Insertion loss $f \leq 100\text{ kHz}$ , $p_s = 0\text{ dBm}$	Fig. 2	$a_E$			0.45 dB
Harmonic distortion $f = 1\text{ kHz}$ , $p_K = 0\text{ dB}$	Fig. 2	$a_{Kn}$	62		dB
Intermodulation distance	Fig. 4	$a_M$	52		dB
Attenuation of unsymmetric cross point switched ON	Fig. 5	$a_{US, ON}$	40		dB
Attenuation of unsymmetric cross point switched OFF	Fig. 6	$a_{US, OFF}$	86		dB
Crosspoint noise, crosspoint switched ON	Fig. 7	$P_{G, ON}$			-86 dBmp
Crosspoint noise, crosspoint switched OFF	Fig. 7	$P_{G, OFF}$			-106 dBmp
OFF attenuation $p_s \leq 17.5\text{ dBm}$ , $f = 4\text{ kHz}$	Fig. 8	$a_S$	120		dB
Crosstalk between Input/Output $p_s \leq 17.5\text{ dBm}$ , $f = 4\text{ kHz}$	Fig. 9	$a_{UE}$	130		dB
Crosstalk between Z-S-Z/Z-S-Z connections *)					
$p_s \leq 17.5\text{ dBm}$ , $f = 4\text{ kHz}$	Fig. 11	$a_{UV, 1}$	115		dB
Crosstalk between Z-S/Z-S connections *)					
$p_s \leq 17.5\text{ dBm}$ , $f = 4\text{ kHz}$	Fig. 11	$a_{UV, 2}$	115		dB
Leakage current at speech path inputs		$-I_R$			1.5 $\mu\text{A}$
LOW input voltage at control inputs		$V_{IL}$			0.8 V
HIGH input voltage at control inputs		$V_{IH}$	3.5		V
LOW input current per control input		$-I_{IL}$			300 $\mu\text{A}$
HIGH input current per control input		$-I_{IH}$	12.5		$\mu\text{A}$
$V_{IH} = V_{SUB} - 1.75\text{ V}$					
$V_{IE} = V_{SUB}$					

Intermedia values may be calculated by this formula:  $I_{IH} \leq \frac{V_{SUB} - V_{IH}}{140\text{ k}\Omega}$

\*) Z-S-Z-/Z-S = "ON" switched signal path: row-column-row/row-column

# U 145 M

Overlap of control pulses

$X_n + Y_m + \text{ON}$   
or  $X_n + Y_m + \text{OFF}$   
or  $Y_m + \text{CLEAR}$

$t_{\text{Ü}}$

Min.

Typ.

Max.

4

$\mu\text{s}$

Duration of clear pulses

$t_{\text{L}}$

4

$\mu\text{s}$

Switching time

start of the coincident control

pulses:

$R_{\text{D}} \leq 60 \Omega$

$R_{\text{D}} \geq 100 \text{ k}\Omega$

$t_{\text{S}}$

100

$\mu\text{s}$

Max. duration of noise pulses

$t_{\text{I}}$

15

ns

Capacitor of the control inputs


$C_{\text{E}}$

6

12

pF

At all measurements pay attention to the influence of the measuring circuit.




87 5676

$j = 1 \dots 5, k = 1; 2$

Only cross point  $E_j - A_k$  is conducting

Fig. 2 Circuit 1



87 5677

$j = 1 \dots 5, k = 1; 2$

Only cross point  $E_j - A_k$  is conducting

Fig. 3 Circuit 2

### 1. limit of modulation

$P_A = P_S - 6 \text{ (dBm)}$

$\Delta a_E = a_E \text{ (at } P_S = P_A + 6 \text{ dBm)}$

$- a_E \text{ (at } P_S = 0 \text{ dBm)}$

### 2. insertion attenuat.

$a_E = P_S - 6 - P_E \text{ (dB)}$

### 3. harmonic distortion

$P_K = P_S - 6 \text{ (dBm)}$


$a_{K_n} = P_E \text{ (at 1 kHz)}$

$- P_E \text{ (at } n \cdot 1 \text{ kHz) (dB)}$


$$R_{\text{Da(b)}} = \frac{V}{I}$$

$$R_{\text{D}} = R_{\text{Da}} + R_{\text{Db}}$$


$$\Delta R_{\text{D}} = P_{\text{Da}} - R_{\text{Db}}$$



**Fig. 4** Circuit 3




**Fig. 5** Circuit 4



**Fig. 6** Circuit 5


# U 145 M



$P_{G, ON} = P_E$  (dBmp)  
 only cross point  
 $E_j - A_k$  is conducting  
 $P_{G, OFF} = P_E$  (dBmp)  
 all cross points are non conducting

Fig. 7 Circuit 6


$j = 1 \dots 5, k = 1, 2$



$a_S = P_S - P_E$  (dB)

Fig. 8 Circuit 7


$j = 1 \dots 5, k = 1, 2$   
 all cross points are non-conducting



$a_{UE} = P_S - P_E$  (dB)

Fig. 9 Circuit 8


$j = 1 \dots 5, i = 1 \dots 5, i \neq j$   
 all cross points are non-conducting



Logic control: The "LOW"-level 0...0.8 V activates the logical network for switching ON or OFF. The "HIGH"-level 3.5...5 V corresponds to the standby mode. The ON/OFF state of the crosspoint switches is stored internally.

Fig. 10 Logic diagram ( $\approx 0 \text{ dB} \pm 1 \text{ dB}$ )

# U 145 M



$$i = 1 \dots 5, j = 1 \dots 5, m = 1 \dots 5, n = 1 \dots 5$$

$$a_{\text{üv}, 1} = P_S - P_E \text{ (dB)}$$

For designation without parenthesis and  $i \neq j, m, n; j \neq m, n; m \neq n$ .


Only cross points  $E_i - A_1, E_j - A_1, E_m - A_2$  and  $E_n - A_2$  are conducting.

$$a_{\text{üv}, 2} = P_S - P_E \text{ (dB)}$$

For designation with parenthesis and  $i \neq m$

Only cross points  $E_i - A_1$  and  $E_m - A_2$  are conducting

Fig. 11 Circuit 9



\*) All the other speech paths are inputs and outputs


All cross points are switched off

$$j = 1 \dots 5, k = 1, 2$$



Fig. 12 Circuit 10



**Diagram 1** Tolerance limit of the frequency response of  $a_s$  and  $a_u$



**Dimensions in mm**



Ceramic case  
 20 B 28 DIN 41866  
 JEDEC MO 015 AH  
 DIP 28  
 Weight max. 1.8 g





## Monolithic Integrated Circuit

**Application:** Limiter to limit the voltage on symmetrical two wire speech branches in PABX, especially in connection with cross point array U 145 M

### Features:

- Symmetrical limitation of noise voltage up to  $\pm 3.2$  V
- Simultaneously effective for a- and b-branch
- Low ohmic due to active circuit
- High input current 1.2 A
- Short rise time 10 V/ $\mu$ s

### Preliminary specifications




Fig. 1 Circuit diagram




Fig. 2 Equivalent circuit diagram

### Absolute maximum ratings

Supply voltage range	$-V_S$	3.5 ... 20	V
Power dissipation $T_{amb} = 70^\circ\text{C}$	$P_{tot}$	180	mW
Peak power dissipation $T_{amb} = 70^\circ\text{C}$ , $t_p = 100$ ms, 2 p.c. duty cycle	$P_M$	5	W
Input voltage $T_{amb} = 70^\circ\text{C}$ , $t_p = 100$ ms	$V_G$	3.45	V
Input current $t_p = 100$ ms, 2 p.c. duty cycle	$I_G$	1.7	A
Junction temperature	$T_j$	+125	$^\circ\text{C}$
Ambient temperature range	$T_{amb}$	0 ... + 70	$^\circ\text{C}$
Storage temperature range	$T_{stg}$	-55 ... + 150	$^\circ\text{C}$