

Spartan-3A DSP Starter Board

Avnet Engineering Services

www.em.avnet.com/xilinx

http://www.xilinx.com/s3adspstarter

Function	Sheet Number
Cover Sheet	1
Block Diagram	2
FPGA Bank 0	3
FPGA Bank 1	4
FPGA Bank 2	5
FPGA Bank 3	6
FPGA Power	7
DDR2 Memory	8
DDR2 Termination	9
Config/Flash Memory	10
10/100/1000 PHY	11
PHY Power	12
DAC Out	13
EXP Connector (JX1)	14
EXP Connector (JX2)	15
Board Power	16
Revision History	17



Xilinx Document Control Number 0381257

Xilinx is disclosing this Document and Intellectual Property (hereinafter "the Design") to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of the Design may violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.

Xilinx does not assume any liability arising out of the application or use of the Design; nor does Xilinx convey any license under its patents, copyrights, or any rights of others. You are responsible for obtaining any rights you may require for your use or implementation of the Design. Xilinx reserves the right to make changes, at any time, to the Design as deemed desirable in the sole discretion of Xilinx. Xilinx assumes no obligation to correct any errors contained herein or to advise you of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or technical support or assistance provided to you in connection with the Design.

THE DESIGN IS PROVIDED "AS IS" WITH ALL FAULTS, AND THE ENTIRE RISK AS TO ITS FUNCTION AND IMPLEMENTATION IS WITH YOU. YOU ACKNOWLEDGE AND AGREE THAT YOU HAVE NOT RELIED ON ANY ORAL OR WRITTEN INFORMATION OR ADVICE, WHETHER GIVEN BY XILINX, OR ITS AGENTS OR EMPLOYEES. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DESIGN, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NON-INFRINGEMENT OF THIRD-PARTY RIGHTS.


IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOST DATA AND LOST PROFITS, ARISING FROM OR RELATING TO YOUR USE OF THE DESIGN, EVEN IF YOU HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE TOTAL CUMULATIVE LIABILITY OF XILINX IN CONNECTION WITH YOUR USE OF THE DESIGN, WHETHER IN CONTRACT OR TORT OR OTHERWISE, WILL IN NO EVENT EXCEED THE AMOUNT OF FEES PAID BY YOU TO XILINX HEREUNDER FOR USE OF THE DESIGN. YOU ACKNOWLEDGE THAT THE FEES, IF ANY, REFLECT THE ALLOCATION OF RISK SET FORTH IN THIS AGREEMENT AND THAT XILINX WOULD NOT MAKE AVAILABLE THE DESIGN TO YOU WITHOUT THESE LIMITATIONS OF LIABILITY.

The Design is not designed or intended for use in the development of on-line control equipment in hazardous environments requiring failsafe controls, such as in the operation of nuclear facilities, aircraft navigation or communications systems, air traffic control, life support, or weapons systems ("High-Risk Applications"). Xilinx specifically disclaims any express or implied warranties of fitness for such High-Risk Applications. You represent that use of the Design in such High-Risk Applications is fully at your risk.

© 2006-2007 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

09/21/07

Avnet, Inc. Engineering Services		Copyright 2007
Title	Spartan-3A DSP Starter Board	Sheet 1 - Lead Sheet
Size	Document Number	Rev
B	0381257	1
Date:	Friday, September 21, 2007	Sheet 1 of 17















4,5,15 EXP2_SE_IO_[0:33] << EXP2_SE_IO_33

14 EXP1_SE_IO_[0:33] << EXP1_SE_IO_0
EXP1_SE_IO_1
EXP1_SE_IO_2
EXP1_SE_IO_3
EXP1_SE_IO_4
EXP1_SE_IO_5
EXP1_SE_IO_6
EXP1_SE_IO_7
EXP1_SE_IO_8
EXP1_SE_IO_9
EXP1_SE_IO_10
EXP1_SE_IO_11
EXP1_SE_IO_12
EXP1_SE_IO_13
EXP1_SE_IO_14
EXP1_SE_IO_15
EXP1_SE_IO_16
EXP1_SE_IO_17
EXP1_SE_IO_18
EXP1_SE_IO_19
EXP1_SE_IO_20
EXP1_SE_IO_21
EXP1_SE_IO_22
EXP1_SE_IO_23
EXP1_SE_IO_24
EXP1_SE_IO_25
EXP1_SE_IO_26
EXP1_SE_IO_27
EXP1_SE_IO_28
EXP1_SE_IO_29
EXP1_SE_IO_30
EXP1_SE_IO_31
EXP1_SE_IO_32
EXP1_SE_IO_33





14 EXP1_DIFF_p[0:21] << EXP1_DIFF_p0
EXP1_DIFF_p1
EXP1_DIFF_p2
EXP1_DIFF_p3
EXP1_DIFF_p4
EXP1_DIFF_p5
EXP1_DIFF_p6
EXP1_DIFF_p7
EXP1_DIFF_p8
EXP1_DIFF_p9
EXP1_DIFF_p11
EXP1_DIFF_p12
EXP1_DIFF_p13
EXP1_DIFF_p14
EXP1_DIFF_p15
EXP1_DIFF_p16
EXP1_DIFF_p17
EXP1_DIFF_p18
EXP1_DIFF_p19
EXP1_DIFF_p20
EXP1_DIFF_p21

14 EXP1_DIFF_n[0:21] << EXP1_DIFF_n0
EXP1_DIFF_n1
EXP1_DIFF_n2
EXP1_DIFF_n3
EXP1_DIFF_n4
EXP1_DIFF_n5
EXP1_DIFF_n6
EXP1_DIFF_n7
EXP1_DIFF_n8
EXP1_DIFF_n9
EXP1_DIFF_n11
EXP1_DIFF_n12
EXP1_DIFF_n13
EXP1_DIFF_n14
EXP1_DIFF_n15
EXP1_DIFF_n16
EXP1_DIFF_n17
EXP1_DIFF_n18
EXP1_DIFF_n19
EXP1_DIFF_n20
EXP1_DIFF_n21









XC3SD1800AFG676_1



Configuration Mode	PC Pull-up	M2 JP9 5:6	M1 JP9 3:4	M0 JP9 1:2	PUDC_B JP9 7:8
Master Serial	Yes	Closed	Closed	Closed	Closed
Master Serial	No	Closed	Closed	Closed	Open
Slave Serial	Yes	Open	Open	Open	Closed
Slave Serial	No	Open	Open	Open	Open
Master SPI	Yes	Closed	Closed	Open	Closed
Master SPI	No	Closed	Closed	Open	Open
BPI Up	Yes	Closed	Open	Closed	Closed
BPI Up	No	Closed	Open	Closed	Open
Slave Parallel	Yes	Open	Open	Closed	Closed
Slave Parallel	No	Open	Open	Closed	Open
JTAG	Yes	Open	Closed	Open	Closed
JTAG	No	Open	Closed	Open	Open







Resistors R34 - R37 and R133-R134 are for variant select (VS) to support SPI configuration of the FPGA.

VS[2:0] = b111 results in a SPI read command of Fast Read (0x0B) which is compatible with Intel S33 Flash.




XC3SD1800AFG676_1

1.8V





EXP1 VOLTAGE SELECT











Default: JP2 1:2 (VCC0_0 = +3.3V)
 Default: JP3 1:2 (VCC0_2 = +3.3V)

EXP2 VOLTAGE SELECT






- 10 JTAG_TCK
- 10 JTAG_TMS
- 10 JTAG_TDO
- 10 JTAG_TDI







Place series terminations close to FPGA












NOTE:
Termination to
FPGA_0.9V_TT
is tied to the
trace split point




Layout Note:
Install
terminators as
close as possible
to the FPGA (U6)





Layout Note: Place J4 and J2 close together








Default position is 1-2 for all JTx jumpers







Avnet, Inc. Engineering Services		Copyright 2007
Title		Spartan-3A DSP Starter Board Sheet 14 - EXP Connector (JX1)
Size	Document Number	Rev
B	0381257	1
Date:	Friday, September 21, 2007	Sheet 14 of 17




4,5 EXP2_SE_IO_[0:33] <<<

5 EXP2_DIFF_CLK_IN_p <<<
5 EXP2_DIFF_CLK_IN_n <<<

5 EXP2_DIFF_CLK_OUT_p <<<
5 EXP2_DIFF_CLK_OUT_n <<<










5 EXP2_DIFF_p[0:21] <<<

5 EXP2_DIFF_n[0:21] <<<



Avnet, Inc. Engineering Services		Copyright 2007
Title		Sheet 15 - EXP Connector (JX2)
Size	Document Number	Rev
B	0381257	1
Date:	Friday, September 21, 2007	Sheet 15 of 17

POWER (+5V) INPUT



REV A

REV 1

ADDED POWER LEDS TO VCC_INT, +2.5V AND +3.3V RAILS
CONNECTED U20.3 TO PTH_INH# NET
ADDED A 2512 PKG LOAD RESISTOR TO +5V RAIL AT PWR JACK
ADDED PARALLEL TERMINATION TO SMA CLOCK INPUT
REMOVED LEVEL SHIFTER U14 & DIRECTLY CONNECTED SPI NETS TO U16
GROUNDING UNUSED I/O PINS ON TRANSCEIVERS U9, U17 & U18
CHANGED NAME OF PIN "V24" ON FPGA SYMBOL FROM "IP" TO "IO"

09/21/07: Updated Bank 2 of FPGA package by adding pin AA8 (IP_2) and changing pin AC22 from IP_2 (input only) to IO_2 (bidirectional)

Avnet, Inc. Engineering Services Copyright 2007		
Title		Sheet 17 - Revision History
Spartan-3A DSP Starter Board		
Size	Document Number	Rev
B	0381257	1
Date:	Friday, September 21, 2007	Sheet 17 of 17