

## 1.1. MCU Interface

MCU Interface consist of 8 data pin and 5 control pins. The pin assignment is summarized in Table 1-1.

**Table 1-1 : MCU interface assignment under different bus interface mode**

Pins Interface	Data/Command Interface								Control Signal				
	D7	D6	D5	D4	D3	D2	D1	D0	E	R/W#	CS#	D/C#	WAIT
8b/6800	D[7:0]								E	R/W#	CS#	D/C#	wait

### 1.1.1 MCU Paralell 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#. A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation. A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.


**Table 1-2 : Control pins of 6800 interface**

Function	E	R/W#	CS#	D/C#	WAIT
Write command	↓	L	L	L	L
Read status	↓	H	L	L	L
Write data	↓	L	L	H	L
Read data	↓	H	L	H	L


#### Note

- (1) ↓ stands for falling edge of signal
- (2) H stands for HIGH in signal
- (3) L stands for LOW in signal



**Figure 1-1 : Set Column & Row Address procedure – set a start- and end address of column & row**



**Figure 1-2 : Set Column & Row Address in one flow procedure**



In order to match the internally operating frequency of display RAM with that of the microprocessor, some waiting of extern read processing is internally performed which requires the insertion of a high at WAIT pin before the first actual display data can read. This is shown in Figure 1-3.



### 1.1.2 Databus to VRAM mapping

Table 1-3 : Data bus to VRAM mapping

Write Data			Data Bus							
Bus Width	Color Depth	Input Order	D7	D6	D5	D4	D3	D2	D1	D0
8 bits	65K	1st	B4	B3	B2	B1	B0	G5	G4	G3
		2nd	G2	G1	G0	R4	R3	R2	R1	R0

## 2.1 Command

### 2.1.1 Basic Commands

[illegible]



### 2.2.3 Write RAM Command (0x5C)

After entering this single byte command, data entries will be written into the display RAM until the CS# line is entered High pegel again or another command is written. Address pointer is increased accordingly. This command must be sent before write data into RAM.

### 2.2.4 Read RAM Command (0x5C)


After entering this single byte command, poll the wait line to ensure that the data to reading becomes valid. If the Wait line is Low you can read data from display RAM until the Wait line, CS# line is entered High pegel again or another command is written. Address pointer is increased accordingly. This command must be sent before read data from RAM.

### 2.2.5 Set Display Setup

- Address increment mode (A[0])


When A[0] is set to 0, the driver is set as horizontal address increment mode. After the display RAM is read / written, the column address pointer is increased automatically by 1. If the column address pointer reaches column end address, the column address pointer is reset to column start address and row address pointer is increased by 1. The sequence of movement of the row and column address point for horizontal address increment mode is shown in *Figure 2-2*.

Figure 2-2 : Address Pointer Movement of Horizontal Address Increment Mode



When A[0] is set to 1, the driver is set to vertical address increment mode. After the display RAM is read / written, the row address pointer is increased automatically by 1. If the row address pointer reaches the row end address, the row address pointer is reset to row start address and column address pointer is increased by 1. The sequence of movement of the row and column address point for vertical address increment mode is shown in *Figure 2-3*.

Figure 2-3 : Address Pointer Movement of Vertical Address Increment Mode




- Column Scan (A[1])

This command bit is made for increasing the layout flexibility of segment scan signals in Display module with segment arranged from left to right (when A[1] is set to 0) or vice versa (when A[1] is set to 1), as demonstrated in *Figure 2-4*.

A[1] = 0: RAM Column 0 → Column  $X_{\max}$  maps to Display Column 0 → Column  $X_{\max}$   
A[1] = 1: RAM Column 0 → Column  $X_{\max}$  maps to Display Column  $X_{\max}$  → Column 0

Figure 2-4 : Column Scan - Ram to Display



- Row Scan (A[2])

This command bit is made for increasing the layout flexibility of segment scan signals in Display module with rows arranged from up to down (when A[2] is set to 0) or vice versa (when A[2] is set to 1), as demonstrated in Figure 2-5.

A[2] = 0: RAM Row 0 → Row  $Y_{\max}$  maps to Display Row 0 → Row  $Y_{\max}$

A[2] = 1: RAM Row 0 → Row  $Y_{\max}$  maps to Display Row  $Y_{\max}$  → Row 0

Figure 2-5 : Row Scan - Ram to Display

