

## **PRELIMINARY**

## **PSoC3: CY8C38 Family Data Sheet**

# Programmable System-on-Chip™ (PSoC®)

## **General Description**

With its unique array of configurable blocks, PSoC3™ is a true system level solution providing MCU, memory, analog, and digital peripheral functions in a single chip. The CY8C38 family offers a modern method of signal acquisition, signal processing, and control with high accuracy, high bandwidth, and high flexibility. Analog capability spans the range from thermocouples (near DC voltages) to ultrasonic signals. The CY8C38 family can handle dozens of data acquisition channels and analog inputs on every GPIO pin. The CY8C38 family is also a high performance configurable digital system with some part numbers including interfaces such as USB, multi-master I²C, and CAN. In addition to communication interfaces, the CY8C38 family has an easy to configure logic array, flexible routing to all I/O pins, and a high performance single cycle 8051 microprocessor core. Designers can easily create system level designs using a rich library of prebuilt components and boolean primitives using PSoC Creator, a hierarchical schematic design entry tool. The CY8C38 family provides unparalleled opportunities for analog and digital bill of materials integration while easily accommodating last minute design changes through simple firmware updates.

#### **Features**

- Single cycle 8051 CPU core
  - DC to 67 MHz operation<sup>[1]</sup>
  - Multiply and divide instructions
  - □ Flash program memory, up to 64 KB, 100,000 write cycles, 20 years retention, multiple security features
  - Up to 8 KB Flash ECC or configuration storage
  - □ Up to 8 KB SRAM memory
  - Up to 2 KB EEPROM memory, 1M cycles, 20 years retention
  - 24 channel DMA
    - Programmable chained descriptors and priorities
    - · High bandwidth 32-bit transfer support
- Low voltage, ultra low power
  - Wide operating voltage range: 0.5V to 5.5V
  - High efficiency boost regulator from 0.5V input to 1.8V-5.0V output
  - $\blacksquare$  330  $\mu\text{A}$  at 1 MHz, 1 mA at 6 MHz, 5.6 mA at 40 MHz
  - □ Low power modes including:
    - 200 nA hibernate mode with RAM retention and LVD
    - 1 µA sleep mode with real time clock, low voltage reset interrupt, and watchdog timeout
- Versatile I/O system
  - 28 to 72 I/O (62 GPIO, 8 SIO, 2 USBIO<sup>[1]</sup>)
  - Any GPIO to any digital or analog peripheral routability
  - □ LCD direct drive from any GPIO, up to 46x16 segments<sup>[1]</sup>
  - 1.2V to 5.5V I/O interface voltages, up to 4 domains
  - □ Maskable, independent IRQ on any pin or port
  - □ Schmitt trigger TTL inputs
  - All GPIO configurable as open drain high/low, pull up/down, High-Z, or strong output
  - □ Configurable GPIO pin state at power on reset (POR)
  - 25 mA sink on SIO
- Digital peripherals
  - □ 16 to 24 programmable PLD based Universal Digital Blocks
  - □ Full CAN 2.0b 16 RX, 8 TX buffers<sup>[1]</sup>
  - □ Full-speed (FS) USB 2.0 12 Mbps using internal oscillator<sup>[1]</sup>
  - □ Up to four 16-bit configurable timer, counter, and PWM blocks
  - □ Library of standard peripherals
    - 8, 16, 24, and 32-bit timers, counters, and PWMs
    - SPI, UART, I<sup>2</sup>C

- Many others available in catalog
- □ Library of advanced peripherals
  - Cyclic Redundancy Check (CRC)
  - Pseudo Random Sequence (PRS) generator
  - LIN Bus 2.0
  - · Quadrature decoder
- Analog peripherals (1.71V ≤ Vdda ≤ 5.5V)
  - 1.024V±0.1% internal voltage reference across -40°C to +85°C (14 ppm/°C)
  - Configurable Delta-Sigma ADC with 12 to 20-bit resolution<sup>[1]</sup>
  - Sample rates up to 192 ksps
  - Programmable gain stage: x0.25 to x16
  - 12-bit mode, 192 ksps, 70 dB SNR, 1 bit INL/DNL
  - 16-bit mode, 48 ksps, 90 dB SNR, 1 bit INL/DNL
  - $\blacksquare$  67 MHz, 24-bit fixed point digital filter block (DFB) to implement FIR and IIR filters  $^{[1]}$
  - □ Up to four 8-bit, 8 Msps IDACs or 1 Msps VDACs
  - Four comparators with 30 ns response time
  - Up to four uncommitted opamps with 25 mA drive capability
  - Up to four configurable multifunction analog blocks. Example configurations are PGA, TIA, Mixer, and Sample and Hold
- Programming, debug, and trace
  - ¬ JTAG (4 wire), Serial Wire Debug (SWD) (2 wire), and Single Wire Viewer (SWV) interfaces
  - 8 address and 1 data breakpoint
  - 4 KB instruction trace buffer
  - Bootloader programming supportable through I<sup>2</sup>C, SPI, UART, USB, and other interfaces
- Precision, programmable clocking
  - $\, \blacksquare \,$  1 to 66 MHz internal ±1% oscillator (over full temperature and voltage range) with PLL

  - Internal PLL clock generation up to 67 MHz
  - 32.768 kHz watch crystal oscillator
  - □ Low power internal oscillator at 1 kHz, 100 kHz
- Temperature and packaging
  - □ -40°C to +85°C degrees industrial temperature
  - 48-pin SSOP, 68-pin QFN, and 100-pin TQFP package options

#### Note

1. This feature on select devices only. See Ordering Information on page 87 for details.

Cypress Semiconductor Corporation
Document Number: 001-11729 Rev. \*G

San Jose, CA 95134-1709

408-943-2600
 Revised May 29, 2009







## **Content Overview**

1. ARCHITECTURAL OVERVIEW	3
2. PINOUTS	5
3. PIN DESCRIPTIONS	7
4. CPU	8
4.1 8051 CPU	8
4.2 Addressing Modes	8
4.3 Instruction Set	
4.4 DMA and PHUB12	
4.5 Interrupt Controller14	4
5. MEMORY14	4
5.1 Static RAM14	
5.2 Flash Program Memory14	
5.3 Flash Security15	
5.4 EEPROM	
5.5 External Memory Interface	
5.6 Memory Map16	
6. SYSTEM INTEGRATION19	
6.1 Clocking System	
6.2 Power System	
6.3 Reset	
6.4 I/O System and Routing26	
7. DIGITAL SUBSYSTEM	
7.1 Example Peripherals	
7.2 Universal Digital Block	
7.3 UDB Array Description	
7.4 DSI Routing Interface Description	
7.6 USB	
7.7 Timers, Counters, and PWMs44	
7.8 I <sup>2</sup> C	
7.9 Digital Filter Block49	
8. ANALOG SUBSYSTEM4	
8.1 Analog Routing	
8.2 Delta-Sigma ADC	
8.3 Comparators	
8.4 Opamps	

8.5 Programmable SC/CT Blocks 8.6 LCD Direct Drive 8.7 CapSense 8.8 Temp Sensor 8.9 DAC 8.10 Up/Down Mixer 8.11 Sample and Hold	52 53 53 53 53
9. PROGRAMMING, DEBUG INTERFACES,	E A
9.1 JTAG Interface	55
9.2 Serial Wire Debug Interface	
9.3 Debug Features	
9.4 Trace Features	
9.5 Single Wire Viewer Interface	55
9.6 Programming Features	
9.7 Device Security	55
10. DEVELOPMENT SUPPORT	
10.1 Documentation	
10.2 Online	
10.3 Tools	
11. ELECTRICAL SPECIFICATIONS	-
11.1 Absolute Maximum Ratings	
11.2 Device Level Specifications	
11.4 Inputs and Outputs	
11.5 Analog Peripherals	
11.6 Digital Peripherals	
11.7 Memory	
11.8 PSoC System Resources	
11.9 Clocking	84
12. ORDERING INFORMATION	
12.1 Part Numbering Conventions	
13. PACKAGING	89
14. REVISION HISTORY	91
15. SALES, SOLUTIONS, AND LEGAL INFORMATION	91



#### 1. Architectural Overview

Introducing the CY8C38 family of ultra low power, Flash Programmable System-on-Chip™ (PSoC®) devices, part of a scalable 8-bit PSoC3 and 32-bit PSoC5™ platform. The CY8C38 family provides configurable blocks of analog, digital, and interconnect circuitry around a CPU subsystem. The combination of a CPU with a very flexible analog subsystem, digital subsystem, routing, and I/O enables a high level of integration in a wide variety of consumer, industrial, and medical applications.

Analog Interconnect Digital Interconnect ╠├∕े SYSTEM WIDE **DIGITAL SYSTEM RESOURCES** I2C 4- 33 MHz 2.0 Slave UDB ( Optional UDB UDB Xtal USB Osc UDB FS USB UDB Clock Example UDB IIDB 4 x PHY 2.0 Counter Tree UDB UDB UDB UDB UDB PWM ІМО 32768 KHz UDB UDB UDB UDB UDB (Optiona) RTC Timer SYSTEM BUS MEMORY SYSTEM **CPU SYSTEM** Program& GPIOS WDT Debug 8051 or Interrupt and EEPROM SRAM Program Cortex M3 CPI Wake Controlle Debug & Trace FMIF FI ASH Boundary DMA Scan ILO Clocking Syste **ANALOG SYSTEM** Digital Power Manager LCD Direct Filter Drive 4 x **ADCs** Opamp POR and 3 per LVD Opamp 4 x SC/ CT Blocks (TIA, PGA, Mixer etc) Sleep Power SPC ADC Temperature GPIOs 1.8V LDO Sensor 4 x DAC CMP Del Sig ADC CapSense

Figure 1-1. Simplified Block Diagram



## **PRELIMINARY** PSoC3: CY8C38 Family Data Sheet

Figure 1-1 illustrates the major components of the CY8C38 family. They are:

- 8051 CPU Subsystem
- Nonvolatile Subsystem
- Programming, Debug, and Test Subsystem
- Inputs and Outputs
- Clocking
- Power
- Digital Subsystem
- Analog Subsystem

PSoC's digital subsystem provides half of its unique configurability. It connects a digital signal from any peripheral to any pin through the Digital System Interconnect (DSI). It also provides functional flexibility through an array of small, fast, low power Universal Digital Blocks (UDBs). PSoC Creator provides a library of pre-built and tested standard digital peripherals (UART, SPI, LIN, PRS, CRC, timer, counter, PWM, AND, OR, and so on) that are mapped to the UDB array. The designer can also easily create a digital circuit using boolean primitives by means of graphical design entry. Each UDB contains Programmable Array Logic (PAL)/Programmable Logic Device (PLD) functionality, together with a small state machine engine to support a wide variety of peripherals.

In addition to the flexibility of the UDB array, PSoC also provides configurable digital blocks targeted at specific functions. For the CY8C38 family these blocks can include four 16-bit timer, counter, and PWM blocks; I<sup>2</sup>C slave, master, and multi-master; Full-Speed USB; and Full CAN 2.0b.

For more details on the peripherals see the "Example Peripherals" section on page 32 of this data sheet. For information on UDBs, DSI, and other digital blocks, see the "Digital Subsystem" section on page 32 of this data sheet.

PSoC's analog subsystem is the second half of its unique configurability. All analog performance is based on a highly accurate absolute voltage reference with less than 0.1% error over temperature and voltage. The configurable analog subsystem includes:

- Analog muxes
- Comparators
- Voltage references
- Analog-to-Digital Converters (ADCs)
- Digital-to-Analog Converters (DACs)
- Digital Filter Block (DFB)

All GPIO pins can route analog signals into and out of the device using the internal analog bus. This allows the device to interface up to 62 discrete analog signals. The heart of the analog

subsystem is a fast, accurate, configurable Delta-Sigma ADC with these features:

- Less than 100 µV offset
- A gain error of 0.2%
- Integral Non Linearity (INL) less than 1 LSB
- Differential Non Linearity (DNL) less than 1 LSB
- Signal-to-noise ratio (SNR) better than 90 dB (Delta-Sigma) in 16-bit mode

This converter addresses a wide variety of precision analog applications including some of the most demanding sensors.

The output of any of the ADCs can optionally feed the programmable DFB via Direct Memory Access (DMA) without CPU intervention. The designer can configure the DFB to perform IIR and FIR digital filters and several user defined custom functions. The DFB can implement filters with up to 64 taps. It can perform a 48-bit multiply-accumulate (MAC) operation in one clock cycle.

Four high speed voltage or current DACs support 8-bit output signals at update rate of 8 Msps in current DAC (IDAC) and 1 Msps in voltage DAC (VDAC). They can be routed out of any GPIO pin. You can create higher resolution voltage PWM DAC outputs using the UDB array. This can be used to create a pulse width modulated (PWM) DAC of up to 10 bits, at up to 48 kHz. The digital DACs in each UDB support PWM, PRS, or delta-sigma algorithms with programmable widths.

In addition to the ADCs, DACs, and DFB, the analog subsystem provides multiple:

- Uncommitted opamps
- Configurable Switched Capacitor/Continuous Time (SC/CT) blocks. These support:
  - Transimpedance amplifiers
  - □ Programmable gain amplifiers
  - Mixers
  - □ Other similar analog components

See the "Analog Subsystem" section on page 45 of this data sheet for more details.

PSoC's 8051 CPU subsystem is built around a single cycle pipelined 8051 8-bit processor running up to 67 MHz. The CPU subsystem includes a programmable nested vector interrupt controller, DMA controller, and RAM. PSoC's nested vector interrupt controller provides low latency by allowing the CPU to vector directly to the first address of the interrupt service routine, bypassing the jump instruction required by other architectures. The DMA controller enables peripherals to exchange data without CPU involvement. This allows the CPU to run slower (saving power) or use those CPU cycles to improve the performance of firmware algorithms. The single cycle 8051 CPU runs ten times faster than a standard 8051 processor. The processor speed itself is configurable allowing active power consumption to be tuned for specific applications.



PSoC3: CY8C38 Family Data Sheet

PSoC's nonvolatile subsystem consists of Flash, byte-writeable EEPROM, and nonvolatile configuration options. It provides up to 64 KB of on-chip Flash. The CPU can reprogram individual blocks of Flash, enabling boot loaders. The designer can enable an Error Correcting Code (ECC) for high reliability applications. A powerful and flexible protection model secures the user's sensitive information, allowing selective memory block locking for read and write protection. Up to 2 KB of byte-writable EEPROM is available on-chip to store application data. Additionally, selected configuration options such as boot speed and pin drive mode are stored in nonvolatile memory. This allows settings to activate immediately after power on reset (POR).

The three types of PSoC I/O are extremely flexible. All I/Os have many drive modes that are set at POR. PSoC also provides up to four I/O voltage domains through the Vddio pins. Every GPIO has analog I/O, LCD drive, CapSense™, flexible interrupt generation, slew rate control, and digital I/O capability. The SIOs on PSoC allow Voh to be set independently of Vddio when used as outputs. When SIOs are in input mode they are high impedance. This is true even when the device is not powered or when the pin voltage goes above the supply voltage. This makes the SIO ideally suited for use on an I2C bus where the PSoC may not be powered when other devices on the bus are. The SIO pins also have high current sink capability for applications such as LED drives. For devices with Full-Speed USB the USB physical interface is also provided (USBIO). When not using USB these pins may also be used for limited digital functionality and device programming. All the features of the PSoC I/Os are covered in detail in the "I/O System and Routing" section on page 26 of this data sheet.

The PSoC device incorporates flexible internal clock generators, designed for high stability, and factory trimmed for absolute accuracy. The Internal Main Oscillator (IMO) is the master clock base for the system with 1% absolute accuracy at 3 MHz. The IMO can be configured to run from 3 MHz up to 67 MHz. Multiple clock derivatives can be generated from the main clock frequency to meet application needs. The device provides a PLL to generate system clock frequencies up to 66 MHz (67 MHz including +1% tolerance) from the IMO, external crystal, or external reference clock. It also contains a separate, very low power Internal Low Speed Oscillator (ILO) for the sleep and watchdog timers. A 32.768 kHz external watch crystal is also supported for use in Real Time Clock (RTC) applications. The clocks, together with programmable clock dividers, provide the flexibility to integrate most timing requirements.

The CY8C38 family supports a wide supply operating range from 1.71 to 5.5V. This allows operation from regulated supplies such as  $1.8 \pm 5\%$ ,  $2.5V \pm 10\%$ ,  $3.3V \pm 10\%$ , or  $5.0V \pm 10\%$ , or directly

from a wide range of battery types. In addition, it provides an integrated high efficiency synchronous boost converter that can power the device from supply voltages as low as 0.5V. This enables the device to be powered directly from a single battery or solar cell. In addition, the designer can use the boost converter to generate other voltages required by the device, such as a 3.3V supply for LCD glass drive. The boost's output is available on the Vboost pin, allowing other devices in the application to be powered from the PSoC.

PSoC supports a wide range of low power modes. These include a 200 nA hibernate mode with RAM retention and a 1  $\mu$ A sleep mode with real time clock (RTC). In the second mode the optional 32.768 kHz watch crystal runs continuously and maintains an accurate RTC.

Power to all major functional blocks, including the programmable digital and analog peripherals, can be controlled independently by firmware. This allows low power background processing when some peripherals are not in use. This, in turn, provides a total device current of only 1.8 mA when the CPU is running at 6 MHz or 330  $\mu$ A running at 1 MHz.

The details of the PSoC power modes are covered in the "Power System" section on page 22 of this data sheet.

PSoC uses JTAG (4 wire) or Serial Wire Debug (SWD) (2 wire) interfaces for programming, debug, and test. The 1-wire Single Wire Viewer (SWV) may also be used for "printf" style debugging. By combining SWD and SWV, the designer can implement a full debugging interface with just three pins. Using these standard interfaces enables the designer to debug or program the PSoC with a variety of hardware solutions from Cypress or third party vendors. PSoC supports on-chip break points and 4 KB instruction and data race memory for debug. Details of the programming, test, and debugging interfaces are discussed in the "Programming, Debug Interfaces, Resources" section on page 54 of this data sheet.

### 2. Pinouts

The Vddio pin that supplies a particular set of pins is indicated by the black lines drawn on the pinout diagrams in Figure 2-1 through Figure 2-3. Using the Vddio pins, a single PSoC can support multiple interface voltage levels, eliminating the need for off-chip level shifters. Each Vddio may sink up to 100 mA total to its associated I/O pins and opamps. On the 68 pin and 100 pin devices each set of Vddio associated pins may sink up to 100 mA. The 48 pin device may sink up to 100 mA total for all Vddio0 plus Vddio2 associated I/O pins and 100 mA total for all Vddio1 plus Vddio3 associated I/O pins.



Figure 2-1. 48-Pin SSOP Part Pinout





Figure 2-2. 68-Pin QFN Part Pinout



#### Note

2. Pins are No Connect (NC) on devices without USB.




Figure 2-3. 100-Pin TQFP Part Pinout

#### 3. Pin Descriptions

**IDAC0**, **IDAC1**, **IDAC2**, **IDAC3**. Low resistance output pin for high current DACs (IDAC).

**OpAmp0out, OpAmp1out, OpAmp2out, OpAmp3out.** High current output of uncommitted opamp.

**Extref0**, **Extref1**. External reference input to the analog system.

**OpAmp0-, OpAmp1-, OpAmp2-, OpAmp3-.** Inverting input to uncommitted opamp.

**OpAmp0+, OpAmp1+, OpAmp2+, OpAmp3+.** Noninverting input to uncommitted opamp.

**GPIO.** General purpose I/O pin provides interfaces to the CPU, digital peripherals, analog peripherals, interrupts, LCD segment drive, and CapSense.

**I2C0:** SCL, **I2C1:** SCL. **I**<sup>2</sup>C SCL line providing wake from sleep on an address match. Any I/O pin can be used for I<sup>2</sup>C SCL if wake from sleep is not required.

**I2C0:** SDA, I2C1: SDA.  $I^2$ C SDA line providing wake from sleep on an address match. Any I/O pin can be used for  $I^2$ C SDA if wake from sleep is not required.

Ind. Inductor connection to boost pump.

**kHz XTAL: Xo, kHz XTAL: Xi.** 32.768 kHz crystal oscillator pin.

MHz XTAL: Xo, MHz XTAL: Xi. 4 to 33 MHz crystal oscillator pin.

**nTRST.** Optional JTAG Test Reset programming and debug port connection to reset the JTAG connection.

**SIO.** Special I/O provides interfaces to the CPU, digital peripherals and interrupts with a programmable high threshold voltage, high sink current, and high impedance state when the device is unpowered.

**SWDCK.** Serial Wire Debug Clock programming and debug port connection.

**SWDIO.** Serial Wire Debug Input and Output programming and debug port connection.

**SWV.** Single Wire Viewer debug output.

**TCK.** JTAG Test Clock programming and debug port connection.

Document Number: 001-11729 Rev. \*G Page 7 of 91



## PRELIMINARY PSoC3: CY8C38 Family Data Sheet

**TDI.** JTAG Test Data In programming and debug port connection.

**TDO.** JTAG Test Data Out programming and debug port connection.

**TMS.** JTAG Test Mode Select programming and debug port connection.

**USBIO, D+.** Provides D+ connection directly to a USB 2.0 bus. May be used as a digital I/O pin; it is powered from Vddd instead of from a Vddio. Pins are No Connect (NC) on devices without USB.

**USBIO, D-.** Provides D- connection directly to a USB 2.0 bus. May be used as a digital I/O pin; it is powered from Vddd instead of from a Vddio. Pins are No Connect (NC) on devices without USB.

**Vboost.** Power sense connection to boost pump.

Vbat. Battery supply to boost pump.

**Vcca.** Output of analog core regulator and input to analog core. Requires a 1  $\mu F$  cap to Vssa. Regulator output not for external use.

**Vccd.** Output of digital core regulator and input to digital core. Requires a 1  $\mu$ F cap to Vssd. Regulator output not for external use.

Vdda. Supply for all analog peripherals and analog core regulator. Vdda must be the highest voltage present on the device. All other supply pins must be less than or equal to Vdda.

**Vddd.** Supply for all digital peripherals and digital core regulator. Vddd must be less than or equal to Vdda.

Vssa. Ground for all analog peripherals.

Vssb. Ground connection for boost pump.

Vssd. Ground for all digital logic and I/O pins.

**Vddio0, Vddio1, Vddio2, Vddio3.** Supply for I/O pins. See pinouts for specific I/O pin to Vddio mapping. Vddio must be less than or equal to Vdda.

**XRES (and configurable XRES).** External reset pin. Active low with internal pullup.

#### 4. CPU

#### 4.1 8051 CPU

The CY8C38 devices use a single cycle 8051 CPU, which is fully compatible with the original MCS-51 instruction set. The CY8C38 family uses a pipelined RISC architecture, which executes most instructions in 1 to 2 cycles to provide peak performance of up to 33 MIPS with an average of 2 cycles per instruction. The single cycle 8051 CPU runs ten times faster than a standard 8051 processor.

The 8051 CPU subsystem includes these features:

- Single cycle 8051 CPU
- Up to 64 kB of Flash memory, up to 2 kB of EEPROM, and up to 8 kB of SRAM

- Programmable nested vector interrupt controller
- Direct Memory Access (DMA) controller
- Peripheral HUB (PHUB)
- External Memory Interface (EMIF)

#### 4.2 Addressing Modes

The following addressing modes are supported by the 8051:

- Direct Addressing: The operand is specified by a direct 8-bit address field. Only the internal RAM and the SFRs can be accessed using this mode.
- Indirect Addressing: The instruction specifies the register which contains the address of the operand. The registers R0 or R1 are used to specify the 8-bit address, while the Data Pointer (DPTR) register is used to specify the 16-bit address.
- Register Addressing: Certain instructions access one of the registers (R0-R7) in the specified register bank. These instructions are more efficient because there is no need for an address field.
- Register Specific Instructions: Some instructions are specific to certain registers. For example, some instructions always act on the accumulator. In this case, there is no need to specify the operand.
- Immediate Constants: Some instructions carry the value of the constants directly instead of an address.
- Indexed Addressing: This type of addressing can be used only for a read of the program memory. This mode uses the Data Pointer as the base and the accumulator value as an offset to read a program memory.
- Bit Addressing: In this mode, the operand is one of 256 bits.

#### 4.3 Instruction Set

The 8051 instruction set is highly optimized for 8-bit handling and Boolean operations. The types of instructions supported include:

- Arithmetic instructions
- Logical instructions
- Data transfer instructions
- Boolean instructions
- Program branching instructions

#### 4.3.1 Instruction Set Summary

### 4.3.1.1 Arithmetic Instructions

Arithmetic instructions support the direct, indirect, register, immediate constant, and register specific instructions. Arithmetic modes are used for addition, subtraction, multiplication, division, increment, and decrement operations. lists the different arithmetic instructions.



Table 4-1. Arithmetic Instructions

Mnemonic	Description	Cycles
ADD A,Rn	Add register to accumulator	1
ADD A,Direct	Add direct byte to accumulator	2
ADD A,@Ri	Add indirect RAM to accumulator	2
ADD A,#data	Add immediate data to accumulator	2
ADDC A,Rn	Add register to accumulator with carry	1
ADDC A,Direct	Add direct byte to accumulator with carry	2
ADDC A,@Ri	Add indirect RAM to accumulator with carry	2
ADDC A,#data	Add immediate data to accumulator with carry	2
SUBB A,Rn	Subtract register from accumulator with borrow	1
SUBB A,Direct	Subtract direct byte from accumulator with borrow	2
SUBB A,@Ri	Subtract indirect RAM from accumulator with borrow	2
SUBB A,#data	Subtract immediate data from accumulator with borrow	2
INC A	Increment accumulator	1
INC Rn	Increment register	3
INC Direct	Increment direct byte	3
INC @Ri	Increment indirect RAM	3
DEC A	Decrement accumulator	1
DEC Rn	Decrement register	2
DEC Direct	Decrement direct byte	3
DEC @Ri	Decrement indirect RAM	3
INC DPTR	Increment data pointer	1
MUL AB	Multiply accumulator and B	2
DIV AB	Divide accumulator by B	6
DA A	Decimal adjust accumulator	3

## 4.3.1.2 Logical Instructions

The logical instructions perform Boolean operations such as AND, OR, XOR on bytes, rotate of accumulator contents, and swap of nibbles in an accumulator. The Boolean operations on the bytes are performed on the bit-by-bit basis. shows the list of logical instructions and their description.

Table 4-2. Logical Instructions

	Mnemonic	Description	Cycles
ANL	A,Rn	AND register to accumulator	1
ANL	A,Direct	AND direct byte to accumulator	2
ANL	A,@Ri	AND indirect RAM to accumulator	2
ANL	A,#data	AND immediate data to accumulator	2
ANL	Direct, A	AND accumulator to direct byte	3
ANL	Direct, #data	AND immediate data to direct byte	3
ORL	A,Rn	OR register to accumulator	1
ORL	A,Direct	OR direct byte to accumulator	2
ORL	A,@Ri	OR indirect RAM to accumulator	2

Document Number: 001-11729 Rev. \*G Page 9 of 91



Table 4-2. Logical Instructions (continued)

	Mnemonic	Description	Cycles
ORL	A,#data	OR immediate data to accumulator	2
ORL	Direct, A	OR accumulator to direct byte	3
ORL	Direct, #data	OR immediate data to direct byte	3
XRL	A,Rn	XOR register to accumulator	1
XRL	A,Direct	XOR direct byte to accumulator	2
XRL	A,@Ri	XOR indirect RAM to accumulator	2
XRL	A,#data	XOR immediate data to accumulator	2
XRL	Direct, A	XOR accumulator to direct byte	3
XRL	Direct, #data	XOR immediate data to direct byte	3
CLR	A	Clear accumulator	1
CPL	A	Complement accumulator	1
RL	A	Rotate accumulator left	1
RLC	A	Rotate accumulator left through carry	1
RR	A	Rotate accumulator right	1
RRC	Α	Rotate accumulator right though carry	1
SWAF	PA	Swap nibbles within accumulator	1

#### 4.3.1.3 Data Transfer Instructions

The data transfer instructions are of three types: the core RAM, xdata RAM, and the look up tables. The core RAM transfer includes transfer between any two core RAM locations or SFRs. These instructions can use direct, indirect, register, and immediate addressing. The xdata RAM transfer includes only the transfer between the accumulator and the xdata RAM location. It can use only indirect addressing. The look up tables involve nothing but the read of program memory using the Indexed addressing mode. Table 4-3 lists the various data transfer instructions available.

#### 4.3.1.4 Boolean Instructions

The 8051 core has a separate bit addressable memory location. It has 128 bits of bit addressable RAM and a set of SFRs that are bit addressable. The instruction set includes the whole menu of bit operations such as move, set, clear, toggle, OR, and AND instructions and the conditional jump instructions. Table 4-4 lists the available Boolean instructions.

Table 4-3. Data Transfer Instructions

	Mnemonic	Description	Cycles
MOV	A,Rn	Move register to accumulator	1
MOV	A,Direct	Move direct byte to accumulator	2
MOV	A,@Ri	Move indirect RAM to accumulator	2
MOV	A,#data	Move immediate data to accumulator	2
MOV	Rn,A	Move accumulator to register	1
MOV	Rn,Direct	Move direct byte to register	3
MOV	Rn, #data	Move immediate data to register	2
MOV	Direct, A	Move accumulator to direct byte	2
MOV	Direct, Rn	Move register to direct byte	2
MOV	Direct, Direct	Move direct byte to direct byte	3
MOV	Direct, @Ri	Move indirect RAM to direct byte	3
MOV	Direct, #data	Move immediate data to direct byte	3
MOV	@Ri, A	Move accumulator to indirect RAM	2

Document Number: 001-11729 Rev. \*G Page 10 of 91



# **PRELIMINARY** PSoC3: CY8C38 Family Data Sheet

Table 4-3. Data Transfer Instructions (continued)

Mnemonic	Description	Cycles
MOV @Ri, Direct	Move direct byte to indirect RAM	3
MOV @Ri, #data	Move immediate data to indirect RAM	2
MOV DPTR, #data16	Load data pointer with 16 bit constant	3
MOVC A, @A+DPTR	Move code byte relative to DPTR to accumulator	5
MOVC A, @A + PC	Move code byte relative to PC to accumulator	4
MOVX A,@Ri	Move external RAM (8 bit) to accumulator	3
MOVX A, @DPTR	Move external RAM (16 bit) to accumulator	2
MOVX @Ri, A	Move accumulator to external RAM (8 bit)	4
MOVX @DPTR, A	Move accumulator to external RAM (16 bit)	3
PUSH Direct	Push direct byte onto stack	3
POP Direct	Pop direct byte from stack	2
XCH A, Rn	Exchange register with accumulator	2
XCH A, Direct	Exchange direct byte with accumulator	3
XCH A, @Ri	Exchange indirect RAM with accumulator	3
XCHD A, @Ri	Exchange low order indirect digit RAM with accumulator	3

Table 4-4. Boolean Instructions

Mnemonic	Description	Cycles
CLR C	Clear carry	1
CLR bit	Clear direct bit	3
SETB C	Set carry	1
SETB bit	Set direct bit	3
CPL C	Complement carry	1
CPL bit	Complement direct bit	3
ANL C, bit	AND direct bit to carry	2
ANL C, /bit	AND complement of direct bit to carry	2
ORL C, bit	OR direct bit to carry	2
ORL C, /bit	OR complement of direct bit to carry	2
MOV C, bit	Move direct bit to carry	2
MOV bit, C	Move carry to direct bit	3
JC rel	Jump if carry is set	3
JNC rel	Jump if no carry is set	3
JB bit, rel	Jump if direct bit is set	5
JNB bit, rel	Jump if direct bit is not set	5
JBC bit, rel	Jump if direct bit is set and clear bit	5

**PRELIMINARY** PSoC3: CY8C38 Family Data Sheet

#### 4.3.1.5 Program Branching Instructions

The 8051 supports a set of conditional and unconditional jump instructions that help to modify the program execution flow. Table 4-5 shows the list of jump instructions.

Table 4-5. Jump Instructions

Mnemonic	Description	Cycles	
ACALL addr11	Absolute subroutine call	4	
LCALL addr16	Long subroutine call	4	
RET	Return from subroutine	4	
RETI	Return from interrupt	4	
AJMP addr11	Absolute jump	3	
LJMP addr16	Long jump	4	
SJMP rel	Short jump (relative address)	3	
JMP @A + DPTR	Jump indirect relative to DPTR	5	
JZ rel	Jump if accumulator is zero	4	
JNZ rel	Jump if accumulator is nonzero	4	
CJNE A,Direct, rel	Compare direct byte to accumulator and jump if not equal	5	
CJNE A, #data, rel	Compare immediate data to accumulator and jump if not equal	4	
CJNE Rn, #data, rel	Compare immediate data to register and jump if not equal	4	
CJNE @Ri, #data, rel	Compare immediate data to indirect RAM and jump if not equal	5	
DJNZ Rn,rel	Decrement register and jump if not zero	4	
DJNZ Direct, rel	Decrement direct byte and jump if not zero	5	
NOP	No operation	1	

#### 4.4 DMA and PHUB

The PHUB and the DMA controller are responsible for data transfer between the CPU and peripherals, and also data transfers between peripherals. The PHUB and DMA also control device configuration during boot. The PHUB consists of:

- A central hub that includes the DMA controller, arbiter, and router
- Multiple spokes that radiate outward from the hub to most peripherals

There are two PHUB masters: the CPU and the DMA controller. Both masters may initiate transactions on the bus. The DMA channels can handle peripheral communication without CPU intervention. The arbiter in the central hub determines which DMA channel is the highest priority if there are multiple requests.

#### 4.4.1 PHUB Features

- CPU and DMA controller are both bus masters to the PHUB
- Eight spokes allow simultaneous access by the CPU and DMA to peripherals located on different spokes. This also reduces power and system noise
- Supports 8, 16, 24, and 32-bit addressing and data Table 4-6. PHUB Spokes and Peripherals

PHUB Spokes	Peripherals
0	SRAM
1	IOs, PICU, EMIF
2	PHUB local configuration, Power manager, Clocks, IC, SWV, EEPROM, Flash programming interface
3	Analog interface and trim, Decimator
4	USB, CAN, I <sup>2</sup> C, Timers, Counters, and PWMs
5	DFB
6	UDBs group 1
7	UDBs group 2



#### 4.4.2 DMA Features

- 24 DMA channels
- Each channel has one or more Transaction Descriptors (TDs) to configure channel behavior. Up to 128 total TDs can be defined
- TDs can be dynamically updated
- Eight levels of priority per channel
- Any digitally routable signal, the CPU, or another DMA channel, can trigger a transaction
- Each channel can generate up to two interrupts per transfer
- Transactions can be stalled or canceled
- Supports transaction size of infinite or 1 to 64k bytes
- TDs may be nested and/or chained for complex transactions

#### 4.4.3 Priority Levels

The CPU always has higher priority than the DMA controller when their accesses require the same bus resources. Due to the system architecture, the CPU can never starve the DMA. DMA channels of higher priority (lower priority number) may interrupt current DMA transfers. In the case of an interrupt, the current transfer is allowed to complete its current transaction. To ensure latency limits when multiple DMA accesses are requested simultaneously, a fairness algorithm guarantees an interleaved minimum percentage of bus bandwidth for priority levels 2 through 7. Priority levels 0 and 1 do not take part in the fairness algorithm and may use 100% of the bus bandwidth. If a tie occurs on two DMA requests of the same priority level, a simple round robin method is used to evenly share the allocated bandwidth. The round robin allocation can be disabled for each DMA channel, allowing it to always be at the head of the line. Priority levels 2 to 7 are guaranteed the minimum bus bandwidth shown in Table 4-7 after the CPU and DMA priority levels 0 and 1 have satisfied their requirements.

Table 4-7. Priority Levels

Priority Level	% Bus Bandwidth
0	100.0
1	100.0
2	50.0
3	25.0
4	12.5
5	6.2
6	3.1
7	1.5

When the fairness algorithm is disabled, DMA access is granted based solely on the priority level; no bus bandwidth guarantees are made.

#### 4.4.4 Transaction Modes Supported

The flexible configuration of each DMA channel and the ability to chain multiple channels allow the creation of both simple and complex use cases. General use cases include, but are not limited to:

#### 4.4.4.1 Simple DMA

In a simple DMA case, a single TD transfers data between a source and sink (peripherals or memory location).

#### 4.4.4.2 Auto Repeat DMA

Auto repeat DMA is typically used when a static pattern is repetitively read from system memory and written to a peripheral. This is done with a single TD that chains to itself.

#### 4.4.4.3 Ping Pong DMA

A ping pong DMA case uses double buffering to allow one buffer to be filled by one client while another client is consuming the data previously received in the other buffer. In its simplest form, this is done by chaining two TDs together so that each TD calls the opposite TD when complete.

#### 4.4.4.4 Circular DMA

Circular DMA is similar to ping pong DMA except it contains more than two buffers. In this case there are multiple TDs; after the last TD is complete it chains back to the first TD.

#### 4.4.4.5 Scatter Gather DMA

In the case of scatter gather DMA, there are multiple noncontiguous sources or destinations that are required to effectively carry out an overall DMA transaction. For example, a packet may need to be transmitted off of the device and the packet elements, including the header, payload, and trailer, exist in various noncontiguous locations in memory. Scatter gather DMA allows the segments to be concatenated together by using multiple TDs in a chain. The chain gathers the data from the multiple locations. A similar concept applies for the reception of data onto the device. Certain parts of the received data may need to be scattered to various locations in memory for software processing convenience. Each TD in the chain specifies the location for each discrete element in the chain.

#### 4.4.4.6 Packet Queuing DMA

Packet queuing DMA is similar to scatter gather DMA but specifically refers to packet protocols. With these protocols, there may be separate configuration, data, and status phases associated with sending or receiving a packet.

For instance, to transmit a packet, a memory mapped configuration register can be written inside a peripheral, specifying the overall length of the ensuing data phase. The CPU can set up this configuration information anywhere in system memory and copy it with a simple TD to the peripheral. After the configuration phase, a data phase TD (or a series of data phase TDs) can begin (potentially using scatter gather). When the data phase TD(s) finish, a status phase TD can be invoked that reads some memory mapped status information from the peripheral and copies it to a location in system memory specified by the CPU for later inspection. Multiple sets of configuration, data, and status phase "subchains" can be strung together to create larger chains that transmit multiple packets in this way. A similar concept exists in the opposite direction to receive the packets.



## PSoC3: CY8C38 Family Data Sheet

#### 4.4.4.7 Nested DMA

One TD may modify another TD, as the TD configuration space is memory mapped similar to any other peripheral. For example, a first TD loads a second TD's configuration and then calls the second TD. The second TD moves data as required by the application. When complete, the second TD calls the first TD, which again updates the second TD's configuration. This process repeats as often as necessary.

#### 4.5 Interrupt Controller

The interrupt controller provides a mechanism for hardware resources to change program execution to a new address, independent of the current task being executed by the main code. The interrupt controller provides enhanced features not found on original 8051 interrupt controllers:

- 32 interrupt vectors
- Jumps directly to ISR anywhere in code space with dynamic vector addresses
- Multiple sources for each vector
- Flexible interrupt to vector matching
- Each interrupt vector is independently enabled or disabled
- Each interrupt can be dynamically assigned one of eight priorities
- Eight level nestable interrupts
- Multiple I/O interrupt vectors
- Software can send interrupts
- Software can clear pending interrupts

When an interrupt is pending, the current instruction is completed and the program counter is pushed onto the stack. Code execution then jumps to the program address provided by the vector. After the ISR is completed, a RETI instruction is executed and returns execution to the instruction following the previously interrupted instruction. To do this the RETI instruction pops the program counter from the stack.

If the same priority level is assigned to two or more interrupts, the interrupt with the lower vector number is executed first. Each interrupt vector may choose from three interrupt sources: Fixed Function, DMA, and UDB. The fixed function interrupts are direct connections to the most common interrupt sources and provide the lowest resource cost connection. The DMA interrupt sources provide direct connections to the two DMA interrupt sources provided per DMA channel. The third interrupt source for vectors is from the UDB digital routing array. This allows any digital signal available to the UDB array to be used as an interrupt source. Fixed function interrupts and all interrupt sources may be routed to any interrupt vector using the UDB interrupt source connections.

Table 4-8. Interrupt Vector Table

#	Fixed Function	DMA	UDB
0	LVD	phub_termout0[0]	udb_intr[0]
1	ECC	phub_termout0[1]	udb_intr[1]
2	Reserved	phub_termout0[2]	udb_intr[2]
3	Sleep (Pwr Mgr)	phub_termout0[3]	udb_intr[3]

Table 4-8. Interrupt Vector Table (continued)

#	Fixed Function	DMA	UDB
4	PICU[0]	phub_termout0[4]	udb_intr[4]
5	PICU[1]	phub_termout0[5]	udb_intr[5]
6	PICU[2]	phub_termout0[6]	udb_intr[6]
7	PICU[3]	phub_termout0[7]	udb_intr[7]
8	PICU[4]	phub_termout0[8]	udb_intr[8]
9	PICU[5]	phub_termout0[9]	udb_intr[9]
10	PICU[6]	phub_termout0[10]	udb_intr[10]
11	PICU[12]	phub_termout0[11]	udb_intr[11]
12	PICU[15]	phub_termout0[12]	udb_intr[12]
13	Comparator Int	phub_termout0[13]	udb_intr[13]
14	Switched Cap Int	phub_termout0[14]	udb_intr[14]
15	I <sup>2</sup> C	phub_termout0[15]	udb_intr[15]
16	CAN	phub_termout1[0]	udb_intr[16]
17	Timer/Counter0	phub_termout1[1]	udb_intr[17]
18	Timer/Counter1	phub_termout1[2]	udb_intr[18]
19	Timer/Counter2	phub_termout1[3]	udb_intr[19]
20	Timer/Counter3	phub_termout1[4]	udb_intr[20]
21	USB SOF Int	phub_termout1[5]	udb_intr[21]
22	USB Arb Int	phub_termout1[6]	udb_intr[22]
23	USB Bus Int	phub_termout1[7]	udb_intr[23]
24	USB Endpoint[0]	phub_termout1[8]	udb_intr[24]
25	USB Endpoint Data	phub_termout1[9]	udb_intr[25]
26	Reserved	phub_termout1[10]	udb_intr[26]
27	Reserved	phub_termout1[11]	udb_intr[27]
28	DFB Int	phub_termout1[12]	udb_intr[28]
29	Decimator Int	phub_termout1[13]	udb_intr[29]
30	PHUB Error Int	phub_termout1[14]	udb_intr[30]
31	EEPROM Fault Int	phub_termout1[15]	udb_intr[31]

## 5. Memory

#### 5.1 Static RAM

CY8C38 Static RAM (SRAM) is used for temporary data storage. Up to 8 KB of SRAM is provided and can be accessed by the 8051 or the DMA controller. See the "Memory Map" section on page 16. Simultaneous access of SRAM by the 8051 and the DMA controller is possible if different 4 KB blocks are accessed.

#### 5.2 Flash Program Memory

Flash memory in PSoC devices provides nonvolatile storage for user firmware, user configuration data, bulk data storage, and optional ECC data. The main Flash memory area contains up to 64 KB of user program space.

Up to an additional 8 KB of Flash space is available for Error Correcting Codes (ECC). If ECC is not used this space can store device configuration data and bulk user data. User code may not be run out of the ECC Flash memory section. ECC can correct



PSoC3: CY8C38 Family Data Sheet

one bit error and detect two bit errors per 8 bytes of firmware memory; an interrupt can be generated when an error is detected. The Flash output is 9 bytes wide with 8 bytes of data and 1 byte of ECC data.

Flash programming is performed through a special interface and preempts code execution out of Flash. The Flash programming interface performs Flash erasing, programming and setting code protection levels. Flash In System Serial Programming (ISSP), typically used for production programming, is possible through both the SWD and JTAG interfaces. In-system programming, typically used for bootloaders, is also possible using serial interfaces such as I<sup>2</sup>C, USB, UART, and SPI, or any communications protocol.

#### 5.3 Flash Security

All PSoC devices include a flexible Flash protection model that prevents access and visibility to on-chip Flash memory. This prevents duplication or reverse engineering of proprietary code. Flash memory is organized in blocks, where each block contains 256 bytes of program or data and 32 bytes of ECC or configuration data. A total of up to 256 blocks are provided on 64 KB Flash devices.

The device offers the ability to assign one of four protection levels to each row of Flash. Table 5-1 lists the protection modes available. Flash protection levels can only be changed by performing a complete Flash erase. The Full Protection and Field Upgrade settings disable external access (through a debugging tool such as PSoC Creator, for example). If your application requires code update through a boot loader, then use the Field Upgrade setting. Use the Unprotected setting only when no security is needed in your application. The PSoC device also offers an advanced security feature called Device Security which permanently disables all test, programming, and debug ports, protecting your application from external access (see the "Device Security" section on page 55). For more information on how to take full advantage of the security features in PSoC, see the PSoC3 TRM.

Table 5-1. Flash Protection

Protection Setting	Allowed	Not Allowed
Unprotected	External read and write + internal read and write	-
Factory Upgrade	External write + internal read and write	External read
Field Upgrade	Internal read and write	External read and write
Full Protection	Internal read	External read and write + internal write

#### Disclaimer

Note the following details of the Flash code protection features on Cypress devices.

Cypress products meet the specifications contained in their particular Cypress data sheets. Cypress believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be

methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

#### 5.4 EEPROM

PSoC EEPROM memory is a byte addressable nonvolatile memory. The CY8C38 has up to 2 KB of EEPROM memory to store user data. Reads from EEPROM are random access at the byte level. Reads are done directly; writes are done by sending write commands to an EEPROM programming interface. CPU code execution can continue from Flash during EEPROM writes. EEPROM is erasable and writeable at the row level. The EEPROM is divided into 128 rows of 16 bytes each.

The CPU can not execute out of EEPROM. There is no ECC hardware associated with EEPROM. If ECC is required it must be handled in firmware.

#### 5.5 External Memory Interface

CY8C38 provides an External Memory Interface (EMIF) for connecting to external memory devices. The connection allows read and write accesses to external memories. The EMIF operates in conjunction with UDBs, I/O ports, and other hardware to generate external memory address and control signals.

Figure 5-1 is the EMIF block diagram. The EMIF supports four types of external memory:

- Synchronous SRAM
- Asynchronous SRAM
- Cellular RAM/PSRAM
- NOR Flash Memory

The CY8C38 supports only one type of external memory device at a time. The EMIF generates external memory control signals only for asynchronous and synchronous SRAM. For other types of external memory, UDBs generate the proper control signals depending on the timing requirements of the external device.

External memory can be accessed via the 8051 xdata space; up to 24 address bits can be used. See "xdata Space" section on page 18. The memory can be 8 or 16 bits wide.



External\_MEM\_ADDR[23 Address Signals Ю **PORTs** Data, Address, and Control Signals External\_MEM\_DATA[15:0] Data Signals IO IF Ю **PORTs** Control Signals Control Ю **PHUB PORTs** Data, Address. **DSI Dynamic Output** and Control Control Signals **UDB** DSI to Port Other **EM Control** Control Signals Signals Data, Address, and Control Signals **EMIF** 

Figure 5-1. EMIF Block Diagram

#### 5.6 Memory Map

The CY8C38 8051 memory map is very similar to the MCS-51 memory map.

#### 5.6.1 Code Space

The CY8C38 8051 code space is 64 KB. Only main Flash exists in this space. See the "Flash Program Memory" section on page 14.

#### 5.6.2 Internal Data Space

The CY8C38 8051 internal data space is 384 bytes, compressed within a 256-byte space. This space consists of 256 bytes of RAM (in addition to the SRAM mentioned in "Static RAM" on page 14) and a 128-byte space for Special Function Registers (SFRs). See Figure 5-2. The lowest 32 bytes are used for 4 banks of registers R0-R7. The next 16 bytes are bit-addressable.

Figure 5-2. 8051 Internal Data Space

0x00	4 Banks, R0-R7 Each					
0x1F	+ Bariks, iv	No-IVI Each				
0x20	Dit Address	sable Area				
0x2F	Dit Addres	Sable Alea				
0x30						
	Lower Core RAM Shared with Stack Space (direct and indirect addressing)					
0x7F	(direct and indirect addressing)					
0x80						
	Upper Core RAM Shared	SFR				
	with Stack Space	Special Function Registers				
0xFF	(indirect addressing)	(direct addressing)				

## PRELIMINARY

PSoC3: CY8C38 Family Data Sheet

In addition to the register or bit address modes used with the lower 48 bytes, the lower 128 bytes can be accessed with direct or indirect addressing. With direct addressing mode, the upper 128 bytes map to the SFRs. With indirect addressing mode, the upper 128 bytes map to RAM. Stack operations use indirect addressing; the 8051 stack space is 256 bytes. See the "Addressing Modes" section on page 8

## 5.6.3 SFRs

The Special Function Register (SFR) space provides access to frequently accessed registers. The memory map for the SFR memory space is shown in Table 5-2.

Table 5-2. SFR Map

Address	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
0xF8	SFRPRT15DR	SFRPRT15PS	SFRPRT15SEL					
0xF0	В		SFRPRT12SEL					
0xE8	SFRPRT12DR	SFRPRT12PS	MXAX					
0xE0	ACC							
0xD8	SFRPRT6DR	SFRPRT6PS	SFRPRT6SEL					
0xD0	PSW							
0xC8	SFRPRT5DR	SFRPRT5PS	SFRPRT5SEL					
0xC0	SFRPRT4DR	SFRPRT4PS	SFRPRT4SEL					
0xB8								
0xB0	SFRPRT3DR	SFRPRT3PS	SFRPRT3SEL					
0xA8	IE							
0xA0	P2AX	CPUCLK_DIV	SFRPRT1SEL					
0x98	SFRPRT2DR	SFRPRT2PS	SFRPRT2SEL					
0x90	SFRPRT1DR	SFRPRT1PS		DPX0		DPX1		
0x88		SFRPRT0PS	SFRPRT0SEL					
0x80	SFRPRT0DR	SP	DPL0	DPH0	DPL1	DPH1	DPS	

The CY8C38 family provides the standard set of registers found on industry standard 8051 devices. In addition, the CY8C38 devices add SFRs to provide direct access to the I/O ports on the device and also allow the CPU to run at multiple clock speeds. The following sections describe the SFRs added to the CY8C38 family.

#### **XData Space Access SFRs**

The 8051 core features dual DPTR registers for faster data transfer operations. The data pointer select SFR, DPS, selects which data pointer register, DPTR0 or DPTR1, is used for the following instructions:

- MOVX @DPTR, A
- MOVX A, @DPTR
- MOVC A, @A+DPTR
- JMP @A+DPTR
- INC DPTR
- MOV DPTR, #data16

The extended data pointer SFRs, DPX0, DPX1, MXAX, and P2AX, hold the most significant parts of memory addresses during access to the xdata space. These SFRs are used only with the MOVX instructions.

During a MOVX instruction using the DPTR0/DPTR1 register, the most significant byte of the address is always equal to the contents of DPX0/DPX1.

During a MOVX instruction using the R0 or R1 register, the most significant byte of the address is always equal to the contents of MXAX, and the next most significant byte is always equal to the contents of P2AX.

#### I/O Port SFRs

The I/O ports provide digital input sensing, output drive, pin interrupts, connectivity for analog inputs and outputs, LCD, and access to peripherals through the DSI. Full information on I/O ports is found in "I/O System and Routing" on page 26.

I/O ports are linked to the CPU through the PHUB and are also available in the SFRs. Using the SFRs allows faster access to a limited set of I/O port registers, while using the PHUB allows boot configuration and access to all I/O port registers.

Each SFR supported I/O port provides three SFRs:

- SFRPRTxDR sets the output data state of the port (where x is port number and includes ports 0-6, 12 and 15).
- The SFRPRTxSEL selects whether the PHUB PRTxDR register or the SFRPRTxDR controls each pin's output buffer within the port. If a SFRPRTxSEL[y] bit is high, the corresponding SFRPRTxDR[y] bit sets the output state for that pin. If a SFRPRTxSEL[y] bit is low, the corresponding PRTxDR[y] bit sets the output state of the pin (where y varies from 0 to 7).
- The SFRPRTxPS is a read only register that contains pin state values of the port pins.



## **Clock Divider SFR**

The CPU clock divider allows the CPU to run at speeds that are divisors of the BUS clock speed. Users can specify CPU clock speed by configuring the CPUCLK\_DIV register in the user SFR space at address 0xA1:. Using this register, the CPU clock can be dynamically slowed down or speeded up, which allows finer control of power usage.

Table 5-3. Clock Divider Settings

	<del>-</del>
CPUCLK_DIV	CPU Clock Frequency
0x00	clk_cpu = clk_bus
0x01	clk_cpu = clk_bus/2
0x02	clk_cpu = clk_bus/3
0x03	clk_cpu = clk_bus/4
0x04	clk_cpu = clk_bus/5
0x05	clk_cpu = clk_bus/6
0x06	clk_cpu = clk_bus/7
0x07	clk_cpu = clk_bus/8
0x08	clk_cpu = clk_bus/9
0x09	clk_cpu = clk_bus/10
0x0A	clk_cpu = clk_bus/11
0x0B	clk_cpu = clk_bus/12
0x0C	clk_cpu = clk_bus/13
0x0D	clk_cpu = clk_bus/14
0x0E	clk_cpu = clk_bus/15
0x0F	clk_cpu = clk_bus/16

#### 5.6.3.1 xdata Space

The 8051 xdata space is 24-bit, or 16 MB in size. The majority of this space is not "external"—it is used by on-chip components. See Table 5-4. External, that is, off-chip, memory can be accessed using the EMIF. See External Memory Interface.

Table 5-4. XDATA Data Address Map

Address Range	Purpose
0x00 0000 - 0x00 1FFF	SRAM
0x00 4000 - 0x00 42FF	Clocking, PLLs, and oscillators
0x00 4300 - 0x00 43FF	Power management
0x00 4400 - 0x00 44FF	Interrupt controller
0x00 4500 - 0x00 45FF	Ports interrupt control
0x00 4700 - 0x00 47FF	System performance controller
0x00 4900 - 0x00 49FF	I <sup>2</sup> C controller
0x00 4E00 - 0x00 4EFF	Decimator
0x00 4F00 - 0x00 4FFF	Fixed timer/counter/PWMs
0x00 5000 - 0x00 51FF	General purpose I/Os
0x00 5300 - 0x00 530F	Output port select register
0x00 5400 - 0x00 54FF	External Memory Interface control registers
0x00 5800 - 0x00 5FFF	Analog Subsystem interface
0x00 6000 - 0x00 60FF	USB controller
0x00 6400 - 0x00 6FFF	UDB configuration
0x00 7000 - 0x00 7FFF	PHUB configuration
0x00 8000 - 0x00 8FFF	EEPROM
0x00 A000 - 0x00 A400	CAN
0x00 C000 - 0x00 C800	Digital Filter Block
0x01 0000 - 0x01 FFFF	Digital Interconnect configuration
0x03 0000 - 0x03 01FF	Reserved
0x04 0000 - 0x04 FFFF	Flash memory
0x05 0000 - 0x05 00FF	Direct access To 8051 IDATA
0x05 0220 - 0x05 02F0	Debug controller
0x08 0000 - 0x08 1FFF	Flash ECC bytes
0x80 0000 - 0xFF FFFF	External Memory Interface



## PSoC3: CY8C38 Family Data Sheet

## 6. System Integration

## 6.1 Clocking System

The clocking system generates, divides, and distributes clocks throughout the PSoC system. For the majority of systems, no external crystal is required. The IMO and PLL can generate up to a 66 MHz clock, accurate to ±1% over voltage and temperature. Additional internal and external clock sources allow each design to optimize accuracy, power, and cost. All of the system clock sources can be used to generate other clock frequencies in the 16-bit clock dividers and UDBs for anything the user wants, for example a UART baud rate generator.

Clock generation and distribution is automatically configured through the PSoC Creator IDE graphical interface. This is based on the complete system's requirements. It greatly speeds the design process. PSoC Creator allows designers to build clocking systems with minimal input. The designer can specify desired clock frequencies and accuracies, and the software locates or builds a clock that meets the required specifications. This is possible because of the programmability inherent PSoC.

Key features of the clocking system include:

- Seven general purpose clock sources
  - □ 3 to 67 MHz IMO ±1% at 3 MHz
  - □ 4 to 33 MHz External Crystal Oscillator (MHzECO)
  - □ DSI signal from an external I/O pin or other logic
  - In 12 to 67 MHz fractional Phase-Locked Loop (PLL) sourced from IMO, MHzECO, or DSI
  - Clock Doubler
  - 1 kHz, 33 kHz, 100 kHz ILO for Watch Dog Timer (WDT) and Sleep Timer
  - □ 32.768 kHz External Crystal Oscillator (kHzECO) for Real Time Clock (RTC)
- IMO has a USB mode that auto locks to the USB bus clock requiring no external crystal for USB. (USB equipped parts only)
- Independently sourced clock in all clock dividers
- Eight 16-bit clock dividers for the digital system
- Four 16-bit clock dividers for the analog system
- Dedicated 16-bit divider for the CPU bus and CPU clock
- Automatic clock configuration in PSoC Creator

Table 6-1. Oscillator Summary

Source	Fmin	Tolerance at Fmin	Fmax	Tolerance at Fmax	Startup Time
IMO	3 MHz	±1% over voltage and temperature	ge and temperature 67 MHz ±5%		10 µs max
MHzECO	4 MHz	Crystal dependent	33 MHz Crystal dependent		5 ms typ, max is crystal dependent
DSI	0 MHz Input dependent		33 MHz	Input dependent	Input dependent
PLL	PLL 12 MHz Input dependent		67 MHz	Input dependent	100 µs max
Doubler	12 MHz	Input dependent	48 MHz	Input dependent	1 µs max
ILO	1 kHz	-30%, +65%	100 kHz	-20%, +30%	1000 µs max
kHzECO	32 kHz	Crystal dependent	32 kHz	Crystal dependent	500 ms typ, max is crystal dependent




Figure 6-1. Clocking Subsystem

#### 6.1.1 Internal Oscillators

#### 6.1.1.1 Internal Main Oscillator

In most designs the IMO is the only clock source required, due to its  $\pm 1\%$  accuracy. The IMO operates with no external components and outputs a stable clock. A factory trim for each frequency range is stored in the device. With the factory trim, tolerance varies from  $\pm 1\%$  at 3 MHz, up to  $\pm 5\%$  at 67 MHz. The IMO, in conjunction with the PLL, allows generation of up to a 66 MHz clock with  $\pm 1\%$  accuracy.

The IMO provides clock outputs at 3, 6, 12, 24, and 67 MHz.

### 6.1.1.2 Clock Doubler

The clock doubler outputs a clock at twice the frequency of the input clock. The doubler works for input frequency ranges of 6 to 24 MHz (providing 12 to 48 MHz at the output). It can be configured to use a clock from the IMO, MHzECO, or the DSI (external pin).

#### 6.1.1.3 Phase-Locked Loop

The PLL allows low frequency, high accuracy clocks to be multiplied to higher frequencies. This is a tradeoff between higher clock frequency and accuracy and, higher power consumption and increased startup time.

The PLL block provides a mechanism for generating clock frequencies based upon a variety of input sources. The PLL outputs clock frequencies in the range of 12 to 67 MHz. Its input and feedback dividers supply 4032 discrete ratios to create

almost any desired system clock frequency. The most common PLL use is to multiply the IMO clock at 3 MHz, where it is most accurate to generate the CPU and system clocks up to the device's maximum frequency.

The PLL achieves phase lock within 100  $\mu$ s (verified by bit setting). It can be configured to use a clock from the IMO, MHzECO, DSI (external pin), or doubler. The PLL clock source can be used until lock is complete and signaled with a lock bit. Disable the PLL before entering low power modes.

#### 6.1.1.4 Internal Low Speed Oscillator

The ILO provides clock frequencies for low power consumption, including the watchdog timer, and sleep timer. The ILO generates up to three different clocks: 1 kHz, 33 kHz, and 100 kHz.

The 1 kHz clock (CLK1K) is typically used for a background 'heartbeat' timer. This clock inherently lends itself to low power supervisory operations such as the watchdog timer and long sleep intervals using the central timewheel.

The central timewheel is a 1 kHz, free running, 13-bit counter clocked by the ILO. The central timewheel is always enabled except in hibernate mode and when the CPU is stopped during debug on chip mode. It can be used to generate periodic interrupts for timing purposes or to wake the system from a low power mode. Firmware can reset the central timewheel. Systems that require accurate timing should use the Real Time Clock capability instead of the central timewheel.

## PRELIMINARY PSoC3: CY8C38 Family Data Sheet

The 100 kHz clock (CLK100K) works as a low power system clock to run the CPU. It can also generate time intervals such as fast sleep intervals using the fast timewheel.

The fast timewheel is a 100 kHz, 5-bit counter clocked by the ILO that can also be used to wake the system. The fast timewheel settings are programmable, and the counter automatically resets when the terminal count is reached. This enables flexible, periodic wakeups of the CPU at a higher rate than is allowed using the central timewheel. The fast timewheel can generate an optional interrupt each time the terminal count is reached.

The 33 kHz clock (CLK33K) comes from a divide-by-3 operation on CLK100K. This output can be used as a reduced accuracy version of the 32.768 kHz ECO clock with no need for a crystal.

#### 6.1.2 External Oscillators

#### 6.1.2.1 MHz External Crystal Oscillator

The MHzECO provides high frequency, high precision clocking using an external crystal. It supports a wide variety of crystal types, in the range of 4 to 33 MHz. When used in conjunction with the PLL, it can synthesize a wide range of precise clock frequencies up to 67 MHz. The GPIO pins connecting to the external crystal and capacitors are fixed. MHzECO accuracy depends on the crystal chosen.

#### 6.1.2.2 Digital System Interconnect

The DSI provides routing for clocks taken from external clock oscillators connected to I/O. The oscillators can also be generated within the device in the digital system and Universal Digital Blocks.

While the primary DSI clock input provides access to all clocking resources, up to eight other DSI clocks (internally or externally generated) may be routed directly to the eight digital clock dividers. This is only possible if there are multiple precision clock sources.

#### 6.1.2.3 32.768 kHz ECO

The 32.768 kHz External Crystal Oscillator (32kHzECO) provides precision timing with minimal power consumption using an external 32.768 kHz watch crystal. The 32kHzECO also connects directly to the sleep timer and provides the source for the Real Time Clock (RTC). The RTC uses a 1 second interrupt to implement the RTC functionality in firmware.

The oscillator works in two distinct power modes. This allows users to trade off power consumption with noise immunity from neighboring circuits. The GPIO pins connected to the external crystal and capacitors are fixed.

#### 6.1.3 Clock Distribution

All seven clock sources are inputs to the central clock distribution system. The distribution system is designed to create multiple high precision clocks. These clocks are customized for the design's requirements and eliminate the common problems found with limited resolution prescalers attached to peripherals. The clock distribution system generates several types of clock trees

- The system clock is used to select and supply the fastest clock in the system for general system clock requirements and clock synchronization of the PSoC device.
- Bus Clock 16-bit divider uses the system clock to generate the system's bus clock used for data transfers and the CPU. The CPU clock is directly derived from the bus clock.
- Eight fully programmable 16-bit clock dividers generate digital system clocks for general use in the digital system, as configured by the design's requirements. Digital system clocks can generate custom clocks derived from any of the seven clock sources for any purpose. Examples include baud rate generators, accurate PWM periods, and timer clocks, and many others. If more than eight digital clock dividers are required, the Universal Digital Blocks (UDBs) and fixed function Timer/Counter/PWMs can also generate clocks.
- Four 16-bit clock dividers generate clocks for the analog system components that require clocking, such as ADCs and mixers. The analog clock dividers include skew control to ensure that critical analog events do not occur simultaneously with digital switching events. This is done to reduce analog system noise.

Each clock divider consists of an 8-input multiplexer, a 16-bit clock divider (divide by 2 and higher) that generates ~50% duty cycle clocks, system clock resynchronization logic, and deglitch logic. The outputs from each digital clock tree can be routed into the digital system interconnect and then brought back into the clock system as an input, allowing clock chaining of up to 32 bits.

### 6.1.4 USB Clock Domain

The USB clock domain is unique in that it operates largely asynchronously from the main clock network. The USB logic contains a synchronous bus interface to the chip, while running on an asynchronous clock to process USB data. The USB logic requires a 48 MHz frequency. This frequency can be generated from different sources, including DSI clock at 48 MHz or doubled value of 24 MHz from internal oscillator, DSI signal, or crystal oscillator.



## 6.2 Power System

The power system consists of separate analog, digital, and I/O supply pins, labeled Vdda, Vddd, and Vddiox, respectively. It also includes two internal 1.8V regulators that provide the digital (Vccd) and analog (Vcca) supplies for the internal core logic. The output pins of the regulators (Vccd and Vcca) and the Vddio pins must have capacitors connected as shown in Figure 6-2. The power system also contains a sleep regulator, an I<sup>2</sup>C regulator, and a hibernate regulator.

Vddio2 1.2uF Vddd Vddio0 0.1μF I/ O Supply I/ O Supply Vddio0 Vccd 0.1μF 12 C Regulator Sleep Regulator Digital Domain Vdda Vdda Analog Vcc Digital Vssd Regulator Regulators 0.1μF Vssd Analog Vssa Hibernate Regulator I/ O Supply I/ O Supply 1.2uF 0.1uF 0.1uF 0.1uF Vddd Vddio1 Vddio3

Figure 6-2. PSoC Power System

#### 6.2.1 Power Modes

PSoC3 devices have four different power modes. The power modes allow a design to easily provide required functionality and processing power while simultaneously minimizing power consumption and maximizing battery life in low power and portable devices.

PSoC3 power modes, in order of decreasing power consumption are:

- Active
- Alternate Active
- Sleep
- Hibernate

Active is the main processing mode. Its functionality is configurable. Each power controllable subsystem is enabled or disabled by using separate power configuration template registers. In alternate active mode, fewer subsystems are enabled, reducing power. In sleep mode most resources are disabled regardless of the template settings. Sleep mode is optimized to provide timed sleep intervals and Real Time Clock functionality. The lowest power mode is hibernate, which retains register and SRAM state, but no clocks, and allows wakeup only from I/O pins. Figure 6-3 illustrates the allowable transitions between power modes.




Table 6-2. Power Modes

<b>Power Modes</b>	Description	<b>Entry Condition</b>	Wakeup Source	Active Clocks	Regulator
Active	Primary mode of operation, all peripherals available (programmable)	Wakeup, reset, manual register entry	Any interrupt	Any (program- mable)	All regulators available. Digital and analog regulators can be disabled if external regulation used.
Alternate Active	Similar to Active mode, and is typically configured to have fewer peripherals active to reduce power. One possible configuration is to turn off the CPU and Flash, and run peripherals at full speed	Manual register entry	Any interrupt	Any (program- mable)	All regulators available. Digital and analog regulators can be disabled if external regulation used.
Sleep	All subsystems automatically disabled	Manual register entry	PICU, CMP, I <sup>2</sup> C, RTC, CTW, XRES_N, WDR, PPOR, HBR	ILO/ECO32K	Both digital and analog regulators buzzed. Digital and analog regulators can be disabled if external regulation used.
Hibernate	All subsystems automatically disabled Lowest power consuming mode with all peripherals and internal regulators disabled Configuration and memory contents retained	Manual register entry	PICU, CMP, XRES_N, HBR		Only hibernate regulator active.

**Table 6-3. Power Modes Wakeup Time and Power Consumption** 

Sleep Modes	Wakeup Time	Power (typ)	Code Execution	Digital Resources	Analog Resources	Clock Sources Available	Wakeup Sources	Reset Sources
Active	-	1 mA <sup>[3]</sup>	Yes	All	All	All	-	All
Alternate Active	-	TBD	User defined	All	All	All	-	All
Sleep	<10 µs	1 μΑ	No	I <sup>2</sup> C	Comparator	ILO/kHzECO	I/O, I <sup>2</sup> C, RTC, sleep timer, cmp	XRES, LVD, WDR
Hibernate	<100 µs	200 nA	No	None	None	None	I/O	XRES, HRES

Figure 6-3. Power Mode Transitions



#### 6.2.1.1 Active Mode

Active mode is the primary operating mode of the device. When in active mode, the active configuration template bits control which available resources are enabled or disabled. When a resource is disabled, the digital clocks are gated, analog bias currents are disabled, and leakage currents are reduced as appropriate. User firmware can dynamically control subsystem power by setting and clearing bits in the active configuration template. The CPU can disable itself, in which case the CPU is automatically reenabled at the next wakeup event.

When a wakeup event occurs, the global mode is always returned to active, and the CPU is automatically enabled, regardless of its template settings. Active mode is the default global power mode upon boot.

#### 6.2.1.2 Alternate Active Mode

Alternate Active mode is very similar to Active mode. In alternate active mode, fewer subsystems are enabled, to reduce power consumption. One possible configuration is to turn off the CPU and Flash, and run peripherals at full speed.

3. IMO 6 MHz, CPU 6 MHz, all peripherals disabled.

Document Number: 001-11729 Rev. \*G



#### 6.2.1.3 Sleep Mode

Sleep mode reduces power consumption when a resume time of  $10~\mu s$  is acceptable. The wake time is used to ensure that the regulator outputs are stable enough to directly enter active mode.

#### 6.2.1.4 Hibernate Mode

In hibernate mode nearly all of the internal functions are disabled. Internal voltages are reduced to the minimal level to keep vital systems alive. Configuration state is preserved in hibernate mode and SRAM memory is retained. GPIOs configured as digital outputs maintain their previous values and external GPIO pin interrupt settings are preserved. The hibernate reset (HRES) occurs if the internal voltage falls below the minimum level required for state retention. The device can only return from hibernate mode in response to an external I/O interrupt. The resume time from hibernate mode is less than 100 µs.

#### 6.2.1.5 Wakeup Events

Wakeup events are configurable and can come from an interrupt or device reset. A wakeup event restores the system to active mode. Firmware enabled interrupt sources include internally generated interrupts, power supervisor, central timewheel, and I/O interrupts. Internal interrupt sources can come from a variety of peripherals, such as analog comparators and UDBs. The central timewheel provides periodic interrupts to allow the system to wake up, poll peripherals, or perform real-time functions. Reset event sources include the external reset I/O pin (XRES), WDT, and Precision Reset (PRES).

#### 6.2.2 Boost Converter


Applications that use a supply voltage of less than 1.71V, such as solar or single cell battery supplies, may use the on-chip boost converter. The boost converter may also be used in any system that requires a higher operating voltage than the supply provides. For instance, this includes driving 5.0V LCD glass in a 3.3V system. The boost converter accepts an input voltage as low as 0.5V. With one low cost inductor it produces a selectable output voltage sourcing enough current to operate the PSoC and other on-board components.

The boost converter accepts an input voltage from 0.5V to 5.5V (Vbat). The converter provides a user configurable output voltage of 1.8 to 5.0V (Vboost); Vbat must be less than Vboost. The block can deliver up to 50 mA (Iboost) depending on configuration

Four pins are associated with the boost converter: Vbat, Vssb, Vboost, and Ind. The boosted output voltage is sensed at the Vboost pin and must be connected directly to the chip's supply inputs. An inductor is connected between the Vbat and Ind pins. The designer can optimize the inductor value to increase the boost converter efficiency based on input voltage, output

voltage, current and switching frequency. The External Schottky diode shown in Figure 6-4 is required only in cases when Vboost>3.6V.

Figure 6-4. Application for Boost Converter



The switching frequency can be set to 100 kHz, 400 kHz, or 2 MHz (400 kHz is the default frequency) to optimize efficiency and component cost. The boost converter switching frequency is neither synchronized to nor derived from any other clock source.

If the boost converter is not used in a given application, tie the Vbat, Vssb, and Vboost pins to ground and leave the Ind pin unconnected.


#### 6.3 Reset

CY8C38 has multiple internal and external reset sources available. The reset sources are:

- Power source monitoring The analog and digital power voltages, Vdda, Vddd, Vcca, and Vccd are monitored in several different modes during power up, normal operation, and sleep and hibernate states. If any of the voltages goes outside predetermined ranges then a reset is generated. The monitors are programmable to generate an interrupt to the processor under certain conditions before reaching the reset thresholds.
- External The device <u>can be</u> reset fro<u>m an external</u> source by pulling the reset pin (XRES) low. The XRES pin includes an internal pull up to Vddio1. Vddd, Vdda, and Vddio1 must all have voltage applied before the part comes out of reset.
- Watchdog timer A watchdog timer monitors the execution of instructions by the processor. If the watchdog timer is not reset by firmware within a certain period of time, the watchdog timer generates a reset.
- Software The device can be reset under program control.



Figure 6-5. Resets



The term **device reset** indicates that the processor as well as analog and digital peripherals and registers are reset.

A reset status register holds the source of the most recent reset or power voltage monitoring interrupt. The program may examine this register to detect and report exception conditions. This register is cleared after a power on reset.

#### 6.3.1 Reset Sources

#### 6.3.1.1 Power Voltage Level Monitors

#### ■ IPOR - Initial Power on Reset

At initial power on, IPOR monitors the power voltages Vddd and Vdda, both directly at the pins and at the outputs of the corresponding internal regulators. The trip level is not precise. It is set to a voltage below the lowest specified operating voltage but high enough for the internal circuits to be reset and to hold their reset state. The monitor generates a reset pulse that is at least 100 ns wide. It may be much wider if one or more of the voltages ramps up slowly.

To save power the IPOR circuit is disabled when the internal digital supply is stable. Voltage supervision is then handed off to the precise low voltage reset (PRES) circuit. When the voltage is high enough for PRES to release, the IMO starts.

#### ■ PRES - Precise Low Voltage Reset

This circuit monitors the outputs of the analog and digital internal regulators after power up. The regulator outputs are compared to a precise reference voltage of 1.6V ±0.02V. The response to a PRES trip is identical to an IPOR reset.

In normal operating mode, the program cannot disable the digital PRES circuit. The analog regulator can be disabled, which also disables the analog portion of the PRES. The PRES circuit is disabled automatically during sleep and hibernate modes, with one exception: During sleep mode the regulators are periodically activated (buzzed) to provide supervisory services and to reduce wakeup time. At these times the PRES circuit is also buzzed to allow periodic voltage monitoring.

#### ■ HRES - Hibernate/Sleep Low Voltage Reset

This circuit monitors internal voltage and issues a reset if the voltage drops below a point where state information may be lost. The response to a HRES trip is identical to an IPOR reset.

This circuit is ultra low power. It is enabled at all times but its output only causes a reset when the device is in hibernate or sleep mode.

 ALVI, DLVI, AHVI - Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt

Interrupt circuits are available to detect when Vdda and Vddd go outside a voltage range. For AHVI, Vdda is compared to a fixed trip level. For ALVI and DLVI, Vdda and Vddd are compared to trip levels that are programmable, as listed in Table 6-4

Table 6-4. Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt

Interrupt	Supply	Normal Voltage Range	Available Trip Settings	Accuracy
DLVI	Vddd	1.71V-5.5V	1.70V-5.45V in 250 mV increments	±2%
ALVI	Vdda	1.71V-5.5V	1.70V-5.45V in 250 mV increments	±2%
AHVI	Vdda	1.71V-5.5V	5.75V	±2%

The monitors are disabled until after IPOR. During sleep and hibernate modes these circuits are periodically activated (buzzed). If an interrupt occurs during buzzing then the system first enters its wake up sequence. The interrupt is then recognized and may be serviced.

#### 6.3.1.2 Other Reset Sources

#### ■ XRES - External Reset

PSoC3 has either a single GPIO pin that is configured as an external reset or a dedicated XRES pin. Either the dedicated XRES pin or the GPIO pin, if configured, holds the part in reset while held active (low). The response to an XRES is the same as to an IPOR reset.

The external reset is active low. It includes an internal pull up resistor. XRES is active during sleep and hibernate modes.

#### ■ SRES - Software Reset

A reset can be commanded under program control by setting a bit in the software reset register. This is done either directly by the program or indirectly by DMA access. The response to a SRES is the same as after an IPOR reset.

Another register bit exists to disable this function.

#### ■ WRES - Watchdog Timer Reset

The watchdog reset detects when the software program is no longer being executed correctly. To indicate to the watchdog timer that it is running correctly, the program must periodically reset the timer. If the timer is not reset before a user-specified amount of time, then a reset is generated.



## PRELIMINARY

## **PSoC3: CY8C38 Family Data Sheet**

**Note** IPOR disables the watchdog function. The program must enable the watchdog function at an appropriate point in the code by setting a register bit. When this bit is set, it cannot be cleared again except by an IPOR power on reset event.

#### 6.4 I/O System and Routing

PSoC I/Os are extremely flexible. Every GPIO has analog and digital I/O capability. All I/Os have a large number of drive modes, which are set at POR. PSoC also provides up to four individual I/O voltage domains through the Vddio pins.

There are two types of I/O pins on every device; those with USB provide a third type. Both General Purpose I/O (GPIO) and Special I/O (SIO) provide similar digital functionality. The primary differences are their analog capability and drive strength. Devices that include USB also provide two USBIO pins that support specific USB functionality as well as limited GPIO capability.

All I/O pins are available for use as digital inputs and outputs for both the CPU and digital peripherals. In addition, all I/O pins can generate an interrupt. The flexible and advanced capabilities of the PSoC I/O, combined with any signal to any pin routability, greatly simplify circuit design and board layout. All GPIO pins can be used for analog input, CapSense, and LCD segment drive, while SIO pins are used for voltages in excess of Vdda and for programmable output voltages.

- Features supported by both GPIO and SIO:
  - User programmable port reset state
  - □ Separate I/O supplies and voltages for up to four groups of I/O
  - Digital peripherals use DSI to connect the pins
  - Input or output or both for CPU and DMA
  - Eight drive modes

- Every pin can be an interrupt source configured as rising edge, falling edge or both edges. If required, level sensitive interrupts are supported through the DSI
- Dedicated port interrupt vector for each port
- □ Slew rate controlled digital output drive mode
- Access port control and configuration registers on either port basis or pin basis
- Separate port read (PS) and write (DR) data registers to avoid read modify write errors
- Special functionality on a pin by pin basis
- Additional features only provided on the GPIO pins:
  - LCD segment drive on LCD equipped devices
  - CapSense
  - Analog input and output capability
  - □ Continuous 100 µA clamp current capability
  - Standard drive strength down to 1.7V
- Additional features only provided on SIO pins:
  - □ Higher drive strength than GPIO
  - Hot swap capability (5V tolerance at any operating Vdd)
- Programmable and regulated high input and output drive levels down to 1.2V
- No analog input, CapSense, or LCD capability
- □ Over voltage tolerance up to 5.5V
- USBIO features:
  - □ Full speed USB 2.0 compliant I/O
  - □ Highest drive strength for general purpose use
  - □ Input, output, or both for CPU and DMA
  - □ Input, output, or both for digital peripherals
  - □ Digital output (CMOS) drive mode
  - □ Each pin can be an interrupt source configured as rising edge, falling edge, or both edges



**Digital Input Path** Naming Convention PRT[x]CTL 'x' = Port Number PRT[x]DBL\_SYNC\_IN 'y' = Pin Number PRT[x]PS Digital System Input PICU[x]INTTYPE[y] Input Buffer Disable PICU[x]INTSTAT Interrupt Pin Interrupt Signal Logic PICU[x]INTSTAT **Digital Output Path** PRT[x]SLW
PRT[x]SYNC\_OUT PRT[x]DR In Digital System Output PRT[x]BYP PRT[x]DM2 Drive Slew Logic PIN PRT[x]DM1 Cntl PRT[x]DM0 **Bidirectional Control** OE PRT[x]BIE Analog Capsense Global Control CAPS[x]CFG1 Switches PRT[x]AG Analog Global Enable PRT[x]AMUX Analog Mux Enable **W** LCD Display Data PRT[x]LCD\_COM\_SEG Logic & MUX PRT[x]LCD\_EN LCD Bias Bus


Figure 6-6. GPIO Block Diagram



**Digital Input Path** Naming Convention 'x' = Port Number PRT[x]SIO\_HYST\_EN 'y' = Pin Number PRT[x]SIO\_DIFF Buffer Thresholds Reference Level PRT[x]DBL\_SYNC\_IN PRT[x]PS Digital System Input PICU[x]INTTYPE[y] Input Buffer Disable PICU[x]INTSTAT Interrupt Pin Interrupt Signal Logic PICU[x]INTSTAT **Digital Output Path** Reference Level PRT[x]SIO\_CFG PRT[x]SLW Vhigh PRT[x]SYNC\_OUT PRT[x]DR In Digital System Output PRT[x]BYP PRT[x]DM2 Drive Slew -NPIN PRT[x]DM1 Logic PRT[x]DM0 łĒ **Bidirectional Control** PRT[x]BIE OE

Figure 6-7. SIO Input/Output Block Diagram

Figure 6-8. USBIO Block Diagram



Document Number: 001-11729 Rev. \*G Page 28 of 91



#### 6.4.1 Drive Modes

Each GPIO and SIO pin is individually configurable into one of the eight drive modes listed in Table 6-5. Three configuration bits are used for each pin (DM[2:0]) and set in the PRTxDM[2:0] registers. Figure 6-9 depicts a simplified pin view based on each of the eight drive modes. Table 6-5 shows the I/O pin's drive state based on the port data register value or digital array signal if

bypass mode is selected. Note that the actual I/O pin voltage is determined by a combination of the selected drive mode and the load at the pin. For example, if a GPIO pin is configured for resistive pull up mode and driven high while the pin is floating, the voltage measured at the pin is a high logic state. If the same GPIO pin is externally tied to ground then the voltage unmeasured at the pin is a low logic state.

Figure 6-9. Drive Mode




Table 6-5. Drive Modes

Diagram	Drive Mode	PRTxDM2	PRTxDM1	PRTxDM0	PRTxDR = 1	PRTxDR = 0
0	High impedence analog	0	0	0	High-Z	High-Z
1	High Impedance digital	0	0	1	High-Z	High-Z
2	Resistive pull up	0	1	0	Res High (5K)	Strong Low
3	Resistive pull down	0	1	1	Strong High	Res Low (5K)
4	Open drain, drives low	1	0	0	High-Z	Strong Low
5	Open drain, drive high	1	0	1	Strong High	High-Z
6	Strong drive	1	1	0	Strong High	Strong Low
7	Resistive pull up and pull down	1	1	1	Res High (5K)	Res Low (5K)

#### ■ High Impedance Analog

The default reset state with both the output driver and digital input buffer turned off. This prevents any current from flowing in the I/O's digital input buffer due to a floating voltage. This state is recommended for pins that are floating or that support an analog voltage. High impedance analog pins do not provide digital input functionality.

To achieve the lowest chip current in sleep modes, all I/Os must either be configured to the high impedance analog mode, or have their pins driven to a power supply rail by the PSoC device or by external circuitry.

#### ■ High Impedance Digital

The input buffer is enabled for digital signal input. This is the standard high impedance (HiZ) state recommended for digital inputs.



## PRELIMINARY PSo

## **PSoC3: CY8C38 Family Data Sheet**

#### ■ Resistive Pull Up or Resistive Pull Down

Resistive pull up or pull down, respectively, provides a series resistance in one of the data states and strong drive in the other. Pins can be used for digital input and output in these modes. Interfacing to mechanical switches is a common application for these modes.

#### ■ Open Drain, Drives High and Open Drain, Drives Low

Open drain modes provide high impedance in one of the data states and strong drive in the other. Pins can be used for digital input and output in these modes. A common application for these modes is driving the I<sup>2</sup>C bus signal lines.

#### ■ Strong Drive

Provides a strong CMOS output drive in either high or low state. This is the standard output mode for pins. Strong Drive mode pins must not be used as inputs under normal circumstances. This mode is often used to drive digital output signals or external FETs.

#### ■ Resistive Pull Up and Pull Down

Similar to the resistive pull up and resistive pull down modes except the pin is always in series with a resistor. The high data state is pull up while the low data state is pull down. This mode is most often used when other signals that may cause shorts can drive the bus.

#### 6.4.2 Pin Registers

Registers to configure and interact with pins come in two forms that may be used interchangeably.

All I/O registers are available in the standard port form, where each bit of the register corresponds to one of the port pins. This register form is efficient for quickly reconfiguring multiple port pins at the same time.

I/O registers are also available in pin form, which combines the eight most commonly used port register bits into a single register for each pin. This enables very fast configuration changes to individual pins with a single register write.

#### 6.4.3 Bidirectional Mode

High speed bidirectional capability allows pins to provide both the high impedance digital drive mode for input signals and a second user selected drive mode such as strong drive (set using PRTxDM[2:0] registers) for output signals on the same pin, based on the state of an auxiliary control bus signal. The bidirectional capability is useful for processor busses and communications interfaces such as the SPI Slave MISO pin that requires dynamic hardware control of the output buffer.

The auxiliary control bus routes up to 16 UDB or digital peripheral generated output enable signals to one or more pins.

#### 6.4.4 Slew Rate Limited Mode

GPIO and SIO pins have fast and slow output slew rate options for strong and open drain drive modes, not resistive drive modes. Because it results in reduced EMI, the slow edge rate option is recommended for signals that are not speed critical, generally less than 1 MHz. The fast slew rate is for signals between 1 MHz and 33 MHz. The slew rate is individually configurable for each pin, and is set by the PRTxSLW registers.

## 6.4.5 Pin Interrupts

All GPIO and SIO pins are able to generate interrupts to the system. All eight pins in each port interface to their own Port Interrupt Control Unit (PICU) and associated interrupt vector. Each pin of the port is independently configurable to detect rising edge, falling edge, both edge interrupts, or to not generate an interrupt.

Depending on the configured mode for each pin, each time an interrupt event occurs on a pin, its corresponding status bit of the interrupt status register is set to "1" and an interrupt request is sent to the interrupt controller. Each PICU has its own interrupt vector in the interrupt controller and the pin status register providing easy determination of the interrupt source down to the pin level.

Port pin interrupts remain active in all sleep modes allowing the PSoC device to wake from an externally generated interrupt.

While level sensitive interrupts are not directly supported; Universal Digital Blocks (UDB) provide this functionality to the system when needed.

#### 6.4.6 Input Buffer Mode

GPIO and SIO input buffers can be configured at the port level for the default CMOS input thresholds or the optional LVTTL input thresholds. All input buffers incorporate Schmitt triggers for input hysteresis. Additionally, individual pin input buffers can be disabled in any drive mode.

#### 6.4.7 I/O Power Supplies

Up to four I/O pin power supplies are provided depending on the device and package. Each I/O supply must be less than or equal to the voltage on the chip's analog (Vdda) pin. This feature allows users to provide different I/O voltage levels for different pins on the device. Refer to the specific device package pinout to determine Vddio capability for a given port and pin.

The SIO port pins support an additional regulated high output capability, as described in Adjustable Output Level.

#### 6.4.8 Analog Connections

These connections apply only to GPIO pins. All GPIO pins may be used as analog inputs or outputs. Each GPIO may connect to one of the analog global busses or to one of the analog mux buses to connect any pin to any internal analog resource such as analog to digital converts or comparators. In addition, select pins provide direct connections to specific analog features such as the high current DACs or uncommitted opamps.

#### 6.4.9 CapSense

This section applies only to GPIO pins. All GPIO pins may be used to create CapSense buttons and sliders. See the "CapSense" section on page 53 for more information.

#### 6.4.10 LCD Segment Drive

This section applies only to GPIO pins. All GPIO pins may be used to generate Segment and Common drive signals for direct glass drive of LCD glass. See the "LCD Direct Drive" section on page 52 for details.

## PRELIMINARY

## PSoC3: CY8C38 Family Data Sheet

#### 6.4.11 Adjustable Output Level

This section applies only to SIO pins. SIO port pins support the ability to provide a regulated high output level for interface to external signals that are lower in voltage than the SIO's respective Vddio. SIO pins are individually configurable to output either the standard Vddio level or the regulated output, which is based on an internally generated reference. Typically a voltage DAC (VDAC) is used to generate the reference. The "DAC" section on page 53 has more details on VDAC use and reference routing to the SIO pins.

#### 6.4.12 Adjustable Input Level

This section applies only to SIO pins. SIO pins by default support the standard CMOS and LVTTL input levels but also support a differential mode with programmable levels. SIO pins are grouped into pairs. Each pair shares a reference generator block which, is used to set the digital input buffer reference level for interface to external signals that differ in voltage from Vddio. The reference sets the pins voltage threshold for a high logic level. Available input thresholds are:

- 0.5 × Vddio
- 0.4 × Vddio
- 0.5 × Vref
- Vref

Typically a voltage DAC (VDAC) generates the Vref reference. "DAC" section on page 53 has more details on VDAC use and reference routing to the SIO pins.

#### 6.4.13 Hot Swap

This section applies only to SIO pins. SIO pins support 'hot swap' capability to plug into an application without loading the signals that are connected to the SIO pins even when no power is applied to the PSoC device. This allows the unpowered PSoC to maintain a high impedance load to the external device while also preventing the PSoC from being powered through a GPIO pin's protection diode.

#### 6.4.14 Over Voltage Tolerance

All I/O pins provide an over voltage tolerance feature at any operating Vdd.

- There are no current limitations for the SIO pins as they present a high impedance load to the external circuit where Vddio ≤ Vin ≤ 5.5V.
- The GPIO pins must be limited to 100 µA using a current limiting resistor. GPIO pins clamp the pin voltage to approximately one diode above the Vddio supply where Vddio ≤ Vin ≤ Vdda.

A common application for this feature is connection to a bus such as I<sup>2</sup>C where different devices are running from different supply

voltages. In the I<sup>2</sup>C case, the PSoC chip is configured into the Open Drain, Drives Low mode for the SIO pin. This allows an external pull up to pull the I<sup>2</sup>C bus voltage above the PSoC pin supply. For example, the PSoC chip could operate at 1.8V, and an external device could run from 5V. Note that the SIO pin's Vih and Vil levels are determined by the associated Vddio supply pin.

The I/O pin must be configured into a high impedance drive mode, open drain low drive mode, or pull down drive mode, for over voltage tolerance to work properly. Absolute maximum ratings for the device must be observed for all I/O pins.

#### 6.4.15 Reset Configuration

By default all I/Os reset to the High Impedance Analog state but are reprogrammable on a port-by-port basis. They can be reset as High Impedance Analog, Pull Down, or Pull Up, based on the application's requirements. To ensure correct reset operation, the port reset configuration data is stored in special nonvolatile registers. The stored reset data is automatically transferred to the port reset configuration registers at PPOR release.

#### 6.4.16 Low Power Functionality

In all low power modes the I/O pins retain their state until the part is awakened and changed or reset. To awaken the part, use a pin interrupt, because the port interrupt logic continues to function in all low power modes.

#### 6.4.17 Special Pin Functionality

Some pins on the device include additional special functionality in addition to their GPIO or SIO functionality. The specific special function pins are listed in Pinouts on page 5. The special features are:

#### ■ Digital

- 4 to 33 MHz crystal oscillator
- □ 32.768 kHz crystal oscillator
- f u Wake from sleep on I $^2$ C address match. Any pin can be used for I $^2$ C if wake from sleep is not required.
- □ JTAG interface pins
- SWD interface pins
- SWV interface pins
- External reset

#### ■ Analog

- Opamp inputs and outputs
- □ High current IDAC outputs
- □ External reference inputs

#### 6.4.18 JTAG Boundary Scan

The device supports standard JTAG boundary scan chains on all I/O pins for board level test.



## 7. Digital Subsystem


The digital programmable system creates application specific combinations of both standard and advanced digital peripherals and custom logic functions. These peripherals and logic are then interconnected to each other and to any pin on the device, providing a high level of design flexibility and IP security.

The features of the digital programmable system are outlined here to provide an overview of capabilities and architecture. Designers do not need to interact directly with the programmable digital system at the hardware and register level. PSoC Creator provides a high level schematic capture graphical interface to automatically place and route resources similar to PLDs.

The main components of the digital programmable system are:

- Universal Digital Blocks (UDB) These form the core functionality of the digital programmable system. UDBs are a collection of uncommitted logic (PLD) and structural logic (Datapath) optimized to create all common embedded peripherals and customized functionality that are application or design specific.
- Universal Digital Block Array UDB blocks are arrayed within a matrix of programmable interconnect. The UDB array structure is homogeneous and allows for flexible mapping of digital functions onto the array. The array supports extensive and flexible routing interconnects between UDBs and the Digital System Interconnect.
- Digital System Interconnect (DSI) Digital signals from Universal Digital Blocks (UDBs), fixed function peripherals, I/O pins, interrupts, DMA, and other system core signals are attached to the Digital System Interconnect to implement full featured device connectivity. The DSI allows any digital function to any pin or other feature routability when used with the Universal Digital Block Array.

Figure 7-1. CY8C38 Digital Programmable Architecture



## 7.1 Example Peripherals

The flexibility of the CY8C38 family's Universal Digital Blocks (UDBs) and Analog Blocks allow the user to create a wide range of components (peripherals). The most common peripherals were built and characterized by Cypress and are shown in the PSoC Creator component catalog, however, users may also create their own custom components using PSoC Creator. Using PSoC Creator, users may also create their own components for reuse within their organization, for example sensor interfaces, proprietary algorithms, and display interfaces.

The number of components available through PSoC Creator is too numerous to list in the data sheet, and the list is always growing. An example of a component available for use in CY8C38 family, but, not explicitly called out in this data sheet is the UART component.

#### 7.1.1 Example Digital Components

The following is a sample of the digital components available in PSoC Creator for the CY8C38 family. The exact amount of hardware resources (UDBs, routing, RAM, Flash) used by a component varies with the features selected in PSoC Creator for the component.

- Communications
  - □ I<sup>2</sup>C
  - UART
  - SPI
- Functions
  - EMIF
  - PWMs
  - Timers
  - Counters
- Logic
  - NOT
  - □ OR
  - XOR
  - □ AND

## 7.1.2 Example Analog Components

The following is a sample of the analog components available in PSoC Creator for the CY8C38 family. The exact amount of hardware resources (SC/CT blocks, routing, RAM, Flash) used by a component varies with the features selected in PSoC Creator for the component.

- Amplifiers
  - □ TIA
  - □ PGA
  - □ opamp
- ADC
  - Delta-Sigma
- DACs
- □ Current
- Voltage
- □ PWM
- Comparators
- Mixers

Document Number: 001-11729 Rev. \*G Page 32 of 91



## **PRELIMINARY**

## **PSoC3: CY8C38 Family Data Sheet**

#### 7.1.3 Example System Function Components

The following is a sample of the system function components available in PSoC Creator for the CY8C38 family. The exact amount of hardware resources (UDBs, DFB taps, SC/CT blocks, routing, RAM, Flash) used by a component varies with the features selected in PSoC Creator for the component.

- CapSense
- LCD Drive
- LCD Control
- Filters

#### 7.1.4 Designing with PSoC Creator

#### 7.1.4.1 More Than a Typical IDE

A successful design tool allows for the rapid development and deployment of both simple and complex designs. It reduces or eliminates any learning curve. It makes the integration of a new design into the production stream straightforward.

PSoC Creator is that design tool.

PSoC Creator is a full featured Integrated Development Environment (IDE) for hardware and software design. It is optimized specifically for PSoC devices and combines a modern, powerful software development platform with a sophisticated

graphical design tool. This unique combination of tools makes PSoC Creator the most flexible embedded design platform available.

Graphical design entry simplifies the task of configuring a particular part. You can select the required functionality from an extensive catalog of components and place it in your design. All components are parameterized and have an editor dialog that allows you to tailor functionality to your needs.


PSoC Creator automatically configures clocks and routes the I/O to the selected pins and then generates APIs to give the application complete control over the hardware. Changing the PSoC device configuration is as simple as adding a new component, setting its parameters, and rebuilding the project.

At any stage of development you are free to change the hardware configuration and even the target processor. To retarget your application (hardware and software) to new devices, even from 8- to 32-bit families, just select the new device and rebuild.

You also have the ability to change the C compiler and evaluate an alternative. Components are designed for portability and are validated against all devices, from all families, and against all supported tool chains. Switching compilers is as easy as editing the from the project options and rebuilding the application with no errors from the generated APIs or boot code.




Figure 7-2. PSoC Creator Framework





#### 7.1.4.2 Component Catalog

#### Figure 7-3. Component Catalog




The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device. It is populated with an impressive selection of content; from simple primitives such as logic gates and device registers, through the digital timers, counters and PWMs, plus analog components such as ADCs, DACs, and filters, and communication protocols, such as I<sup>2</sup>C, USB, and CAN. See Example Peripherals on page 32 for more details about available peripherals. All content is fully characterized and carefully documented in datasheets with code examples, AC/DC specifications, and user code ready APIs.

#### 7.1.4.3 Design Reuse

The symbol editor gives you the ability to develop reusable components that can significantly reduce future design time. Just draw a symbol and associate that symbol with your proven design. PSoC Creator allows for the placement of the new symbol anywhere in the component catalog along with the content provided by Cypress. You can then reuse your content as many times as you want, and in any number of projects, without ever having to revisit the details of the implementation.

#### 7.1.4.4 Software Development

Figure 7-4. Code Editor




Anchoring the tool is a modern, highly customizable user interface. It includes project management and integrated editors for C and assembler source code, as well the design entry tools.

Project build control leverages compiler technology from top commercial vendors such as ARM<sup>®</sup> Limited, Keil™, and CodeSourcery (GNU). Free versions of Keil C51 and GNU C Compiler (GCC) for ARM, with no restrictions on code size or end product distribution, are included with the tool distribution. Upgrading to more optimizing compilers is a snap with support for the professional Keil C51 product and ARM RealView™ compiler.

#### 7.1.4.5 Nonintrusive Debugging

Figure 7-5. PSoC Creator Debugger



With JTAG (4-wire) and SWD (2-wire) debug connectivity available on all devices, the PSoC Creator debugger offers full control over the target device with minimum intrusion. Breakpoints and code execution commands are all readily available from toolbar buttons and an impressive lineup of windows—register, locals, watch, call stack, memory and peripherals—make for an unparalleled level of visibility into the system.




PSoC Creator contains all the tools necessary to complete a design, and then to maintain and extend that design for years to come. All steps of the design flow are carefully integrated and optimized for ease-of-use and to maximize productivity.

#### 7.2 Universal Digital Block

The Universal Digital Block (UDB) represents an evolutionary step to the next generation of PSoC embedded digital peripheral functionality. The architecture in first generation PSoC digital blocks provides coarse programmability in which a few fixed functions with a small number of options are available. The new UDB architecture is the optimal balance between configuration granularity and efficient implementation. A cornerstone of this approach is to provide the ability to customize the devices digital operation to match application requirements.

To achieve this, UDBs consist of a combination of uncommitted logic (PLD), structured logic (Datapath), and a flexible routing scheme to provide interconnect between these elements, I/O connections, and other peripherals. UDB functionality ranges from simple self contained functions that are implemented in one UDB, or even a portion of a UDB (unused resources are available for other functions), to more complex functions that require multiple UDBs. Examples of basic functions are timers, counters, CRC generators, PWMs, dead band generators, and communications functions, such as UARTs, SPI, and I<sup>2</sup>C. Also, the PLD blocks and connectivity provide full featured general purpose programmable logic within the limits of the available resources.

Figure 7-6. UDB Block Diagram



The main component blocks of the UDB are:


- PLD blocks There are two small PLDs per UDB. These blocks take inputs from the routing array and form registered or combinational sum-of-products logic. PLDs are used to implement state machines, state bits, and combinational logic equations. PLD configuration is automatically generated from graphical primitives.
- Datapath Module This 8-bit wide datapath contains structured logic to implement a dynamically configurable ALU, a variety of compare configurations and condition generation. This block

- also contains input/output FIFOs, which are the primary parallel data interface between the CPU/DMA system and the UDB.
- Status and Control Module The primary role of this block is to provide a way for CPU firmware to interact and synchronize with UDB operation.
- Clock and Reset Module This block provides the UDB clocks and reset selection and control.

#### 7.2.1 PLD Module

The primary purpose of the PLD blocks is to implement logic expressions, state machines, sequencers, look up tables, and decoders. In the simplest use model, consider the PLD blocks as a standalone resource onto which general purpose RTL is synthesized and mapped. The more common and efficient use model is to create digital functions from a combination of PLD and datapath blocks, where the PLD implements only the random logic and state portion of the function while the datapath (ALU) implements the more structured elements.

Figure 7-7. PLD 12C4 Structure



One 12C4 PLD block is shown in Figure 7-7. This PLD has 12 inputs, which feed across eight product terms. Each product term (AND function) can be from 1 to 12 inputs wide, and in a given product term, the true (T) or complement (C) of each input can be selected. The product terms are summed (OR function) to create the PLD outputs. A sum can be from 1 to 8 product terms wide. The 'C' in 12C4 indicates that the width of the OR gate (in this case 8) is constant across all outputs (rather than variable as in a 22V10 device). This PLA like structure gives maximum flexibility and insures that all inputs and outputs are permutable for ease of allocation by the software tools. There are two 12C4 PLDs in each UDB.




#### 7.2.2 Datapath Module

The datapath contains an 8-bit single cycle ALU, with associated compare and condition generation logic. This datapath block is

optimized to implement embedded functions, such as timers, counters, integrators, PWMs, PRS, CRC, shifters and dead band generators and many others.

Figure 7-8. Datapath Top Level



### 7.2.2.1 Working Registers

The datapath contains six primary working registers, which are accessed by CPU firmware or DMA during normal operation.

Table 7-1. Working Datapath Registers

Name	Function	Description
A0 and A1	Accumulators	These are sources and sinks for the ALU and also sources for the compares.
D0 and D1	Data Registers	These are sources for the ALU and sources for the compares.
F0 and F1	FIFOs	These are the primary interface to the system bus. They can be a data source for the data registers and accumulators or they can capture data from the accumulators or ALU. Each FIFO is four bytes deep.

### 7.2.2.2 Dynamic Datapath Configuration RAM

Dynamic configuration is the ability to change the datapath function and internal configuration on a cycle-by-cycle basis, under sequencer control. This is implemented using the 8-word x 16-bit configuration RAM, which stores eight unique 16-bit wide configurations. The address input to this RAM controls the sequence, and can be routed from any block connected to the UDB routing matrix, most typically PLD logic, I/O pins, or from the outputs of this or other datapath blocks.

### ALU

The ALU performs eight general purpose functions. They are:

- Increment
- Decrement
- Add
- Subtract
- Logical AND

Document Number: 001-11729 Rev. \*G Page 37 of 91



- Logical OR
- Logical XOR

Independent of the ALU operation, these functions are available:

- Shift left
- Shift right
- Nibble swap
- Bitwise OR mask

#### 7.2.2.3 Conditionals

Each datapath has two compares, with bit masking options. Compare operands include the two accumulators and the two data registers in a variety of configurations. Other conditions include zero detect, all ones detect, and overflow. These conditions are the primary datapath outputs, a selection of which can be driven out to the UDB routing matrix. Conditional computation can use the built in chaining to neighboring UDBs to operate on wider data widths without the need to use routing resources.

#### 7.2.2.4 Variable MSB

The most significant bit of an arithmetic and shift function can be programmatically specified. This supports variable width CRC and PRS functions, and in conjunction with ALU output masking, can implement arbitrary width timers, counters and shift blocks.


### 7.2.2.5 Built in CRC/PRS

The datapath has built in support for single cycle Cyclic Redundancy Check (CRC) computation and Pseudo Random Sequence (PRS) generation of arbitrary width and arbitrary polynomial. CRC/PRS functions longer than 8 bits may be implemented in conjunction with PLD logic, or built in chaining may be use to extend the function into neighboring UDBs.

#### 7.2.2.6 Input/Output FIFOs

Each datapath contains two four-byte deep FIFOs, which can be independently configured as an input buffer (system bus writes to the FIFO, datapath internal reads the FIFO), or an output buffer (datapath internal writes to the FIFO, the system bus reads from the FIFO). The FIFOs generate status that are selectable as datapath outputs and can therefore be driven to the routing, to interact with sequencers, interrupts, or DMA.

Figure 7-9. Example FIFO Configurations



#### 7.2.2.7 Chaining

The datapath can be configured to chain conditions and signals such as carries and shift data with neighboring datapaths to create higher precision arithmetic, shift, CRC/PRS functions.

#### 7.2.2.8 Time Multiplexing

In applications that are over sampled, or do not need high clock rates, the single ALU block in the datapath can be efficiently shared with two sets of registers and condition generators. Carry and shift out data from the ALU are registered and can be selected as inputs in subsequent cycles. This provides support for 16-bit functions in one (8-bit) datapath.


#### 7.2.2.9 Datapath I/O

There are six inputs and six outputs that connect the datapath to the routing matrix. Inputs from the routing provide the configuration for the datapath operation to perform in each cycle, and the serial data inputs. Inputs can be routed from other UDB blocks, other device peripherals, device I/O pins, and so on. The outputs to the routing can be selected from the generated conditions, and the serial data outputs. Outputs can be routed to other UDB blocks, device peripherals, interrupt and DMA controller, I/O pins, and so on.

#### 7.2.3 Status and Control Module

The primary purpose of this circuitry is to coordinate CPU firmware interaction with internal UDB operation.

Figure 7-10. Status and Control Registers



Document Number: 001-11729 Rev. \*G Page 38 of 91



The bits of the control register, which may be written to by the system bus, are used to drive into the routing matrix, and thus provide firmware with the opportunity to control the state of UDB processing. The status register is read-only and it allows internal UDB state to be read out onto the system bus directly from internal routing. This allows firmware to monitor the state of UDB processing. Each bit of these registers has programmable connections to the routing matrix and routing connections are made depending on the requirements of the application.

#### 7.2.3.1 Usage Examples

As an example of control input, a bit in the control register can be allocated as a function enable bit. There are multiple ways to enable a function. In one method the control bit output would be routed to the clock control block in one or more UDBs and serve as a clock enable for the selected UDB blocks. A status example is a case where a PLD or datapath block generated a condition, such as a "compare true" condition that is captured and latched by the status register and then read (and cleared) by CPU firmware.


#### 7.2.3.2 Clock Generation

Each subcomponent block of a UDB including the two PLDs, the datapath, and Status and Control, has a clock selection and control block. This promotes a fine granularity with respect to allocating clocking resources to UDB component blocks and allows unused UDB resources to be used by other functions for maximum system efficiency.

#### 7.3 UDB Array Description

Figure 7-11 shows an example of a 16 UDB array. In addition to the array core, there are a DSI routing interfaces at the top and bottom of the array. Other interfaces that are not explicitly shown include the system interfaces for bus and clock distribution. The UDB array includes multiple horizontal and vertical routing channels each comprised of 96 wires. The wire connections to UDBs, at horizontal/vertical intersection and at the DSI interface are highly permutable providing efficient automatic routing in PSoC Creator. Additionally the routing allows wire by wire segmentation along the vertical and horizontal routing to further increase routing flexibility and capability.

Figure 7-11. Digital System Interface Structure




### 7.3.1 UDB Array Programmable Resources

Figure 7-12 shows an example of how functions are mapped into a bank of 16 UDBs. The primary programmable resources of the UDB are two PLDs, one datapath and one status/control register. These resources are allocated independently, because they have independently selectable clocks, and therefore unused blocks are allocated to other unrelated functions.

An example of this is the 8-bit Timer in the upper left corner of the array. This function only requires one datapath in the UDB, and therefore the PLD resources may be allocated to another function. A function such as a Quadrature Decoder may require more PLD logic than one UDB can supply and in this case can utilize the unused PLD blocks in the 8-bit Timer UDB. Programmable resources in the UDB array are generally homogeneous so functions can be mapped to arbitrary boundaries in the array.



Figure 7-12. Function Mapping Example in a Bank of UDBs



### 7.4 DSI Routing Interface Description


The DSI routing interface is a continuation of the horizontal and vertical routing channels at the top and bottom of the UDB array core. It provides general purpose programmable routing between device peripherals, including UDBs, I/Os, analog peripherals, interrupts, DMA and fixed function peripherals.

Figure 7-13 illustrates the concept of the digital system interconnect, which connects the UDB array routing matrix with other device peripherals. Any digital core or fixed function peripheral that needs programmable routing is connected to this interface.

Signals in this category include:


- Interrupt requests from all digital peripherals in the system.
- DMA requests from all digital peripherals in the system.
- Digital peripheral data signals that need flexible routing to I/Os.
- Digital peripheral data signals that need connections to UDBs.
- Connections to the interrupt and DMA controllers.
- Connection to I/O pins.
- Connection to analog system digital signals.

Figure 7-13. Digital System Interconnect



Interrupt and DMA routing is very flexible in the CY8C38 programmable architecture. In addition to the numerous fixed function peripherals that can generate interrupt requests, any data signal in the UDB array routing can also be used to generate a request. A single peripheral may generate multiple independent interrupt requests simplifying system and firmware design. Figure 7-14 shows the structure of the IDMUX (Interrupt/DMA Multiplexer).

Figure 7-14. Interrupt and DMA Processing in the IDMUX





### 7.4.1 I/O Port Routing

There are a total of 20 DSI routes to a typical 8-bit I/O port, 16 for data and four for drive strength control.

When an I/O pin is connected to the routing, there are two primary connections available, an input and an output. In conjunction with drive strength control, this can implement a bidirectional I/O pin. A data output signal has the option to be single synchronized (pipelined) and a data input signal has the option to be double synchronized. The synchronization clock is the system clock (see Figure 6-1). Normally all inputs from pins are synchronized as this is required if the CPU interacts with the signal or any signal derived from it. Asynchronous inputs have rare uses. An example of this is a feed through of combinational PLD logic from input pins to output pins.

Figure 7-15. I/O Pin Synchronization Routing




Figure 7-16. I/O Pin Output Connectivity

8 IO Data Output Connections from the


UDB Array Digital System Interface

DO DO DO DO DO DO DO PIN1 PIN2 PIN3 PIN4 PIN5 PIN6 PIN7

Port i

There are four more DSI connections to a given I/O port to implement dynamic output enable control of pins. This connectivity gives a range of options, from fully ganged 8-bits controlled by one signal, to up to four individually controlled pins. The output enable signal is useful for creating tri-state bidirectional pins and buses.

Figure 7-17. I/O Pin Output Enable Connectivity



#### **7.5 CAN**

The CAN peripheral is a fully functional Controller Area Network (CAN) supporting communication baud rates up to 1 Mbps. The CAN controller implements the CAN2.0A and CAN2.0B specifications as defined in the Bosch specification and conforms to the ISO-11898-1 standard. The CAN protocol was originally designed for automotive applications with a focus on a high level of fault detection. This ensures high communication reliability at a low cost. Because of its success in automotive applications, CAN is used as a standard communication protocol for motion oriented machine control networks (CANOpen) and factory automation applications (DeviceNet). The CAN controller features allow the efficient implementation of higher level protocols without affecting the performance of the microcontroller CPU. Full configuration support is provided in PSoC Creator.






Figure 7-18. CAN Bus System Implementation

#### 7.5.1 CAN Features

- CAN2.0A/B protocol implementation ISO 11898 compliant
  - □ Standard and extended frames with up to 8 bytes of data per frame
  - Message filter capabilities
  - Remote Transmission Request (RTR) support
  - □ Programmable bit rate up to 1 Mbps
- Listen Only mode
- SW readable error counter and indicator
- Sleep mode: Wake the device from sleep with activity on the Rx pin
- Supports two or three wire interface to external transceiver (Tx, Rx, and Enable). The three-wire interface is compatible with the Philips PHY; the PHY is not included on-chip. The three wires can be routed to any I/O
- Enhanced interrupt controller
  - □ CAN receive and transmit buffers status
  - □ CAN controller error status including BusOff

- Receive path
  - □ 16 receive buffers each with its own message filter
  - □ Enhanced hardware message filter implementation that covers the ID, IDE and RTR
  - DeviceNet addressing support
  - □ Multiple receive buffers linkable to build a larger receive message array
  - □ Automatic transmission request (RTR) response handler
  - □ Lost received message notification
- Transmit path
  - □ Eight transmit buffers
  - □ Programmable transmit priority
  - Round robin
  - Fixed priority
  - Message transmissions abort capability

#### 7.5.2 Software Tools Support

CAN Controller configuration integrated into PSoC Creator:

- CAN Configuration walkthrough with bit timing analyzer
- Receive filter setup




Figure 7-19. CAN Controller Block Diagram

#### 7.6 USB

PSoC includes a dedicated Full-Speed (12 Mbps) USB 2.0 transceiver supporting all four USB transfer types: control, interrupt, bulk, and isochronous. The maximum data payload size is 64 bytes for control, interrupt, and bulk endpoints and 1023 bytes for isochronous. PSoC Creator provides full configuration support. USB interfaces to hosts through two dedicated USBIO pins, which are detailed in the "I/O System and Routing" section on page 26.


USB includes the following features:

- Eight unidirectional data endpoints
- One bidirectional control endpoint 0 (EP0)
- Shared 512-byte buffer for the eight data endpoints

- Dedicated 8-byte buffer for EP0
- Three memory modes
  - Manual Memory Management with No DMA Access
  - Manual Memory Management with Manual DMA Access
  - □ Automatic Memory Management with Automatic DMA Access
- Internal 3.3V regulator for transceiver
- Internal 48 MHz main oscillator mode that auto locks to USB bus clock, requiring no external crystal for USB (USB equipped parts only)
- Interrupts on bus and each endpoint event, with device wakeup
- USB Reset, Suspend, and Resume operations
- Bus powered and self powered modes



Figure 7-20. USB



#### 7.7 Timers, Counters, and PWMs

The Timer/Counter/PWM peripheral is a 16-bit dedicated peripheral providing three of the most common embedded peripheral features. As almost all embedded systems use some combination of timers, counters, and PWMs. Four of them have been included on this PSoC device family. Additional and more advanced functionality timers, counters, and PWMs can also be instantiated in Universal Digital Blocks (UDBs) as required. PSoC Creator allows designers to choose the timer, counter, and PWM features that they require. The tool set utilizes the most optimal resources available.

The Timer/Counter/PWM peripheral can select from multiple clock sources, with input and output signals connected through the DSI routing. DSI routing allows input and output connections to any device pin and any internal digital signal accessible through the DSI. Each of the four instances has a compare output, terminal count output (optional complementary compare output), and programmable interrupt request line. The Timer/Counter/PWMs are configurable as free running, one shot, or Enable input controlled. The peripheral has timer reset and capture inputs, and a kill input for control of the comparator outputs. The peripheral supports full 16-bit capture.

Timer/Counter/PWM features include:

- 16-bit Timer/Counter/PWM (down count only)
- Selectable clock source
- PWM comparator (configurable for LT, LTE, EQ, GTE, GT)
- Period reload on start, reset, and terminal count
- Interrupt on terminal count, compare true, or capture
- Dynamic counter reads
- Timer capture mode
- Count while enable signal is asserted mode

- Free run mode
- One Shot mode (stop at end of period)
- Complementary PWM outputs with deadband
- PWM output kill

Figure 7-21. Timer/Counter/PWM



### 7.8 I<sup>2</sup>C

The I<sup>2</sup>C peripheral provides a synchronous two wire interface designed to interface the PSoC device with a two wire I<sup>2</sup>C serial communication bus. The bus is compliant with Philips 'The I<sup>2</sup>C Specification' version 2.1. Additional I<sup>2</sup>C interfaces can be instantiated using Universal Digital Blocks (UDBs) in PSoC Creator, as required.

To eliminate the need for excessive CPU intervention and overhead, I<sup>2</sup>C specific support is provided for status detection and generation of framing bits. I<sup>2</sup>C operates as a slave, a master, or multimaster (Slave and Master). In slave mode, the unit always listens for a start condition to begin sending or receiving data. Master mode supplies the ability to generate the Start and Stop conditions and initiate transactions. Multimaster mode provides clock synchronization and arbitration to allow multiple masters on the same bus. If Master mode is enabled and Slave mode is not enabled, the block does not generate interrupts on externally generated Start conditions. I<sup>2</sup>C interfaces through the DSI routing and allows direct connections to any GPIO or SIO pins.

I<sup>2</sup>C provides hardware address detect of a 7-bit address without CPU intervention. Additionally the device can wake from low power modes on a 7-bit hardware address match. If wakeup functionality is required, I<sup>2</sup>C pin connections are limited to the two special sets of SIO pins.

I<sup>2</sup>C features include:

- Slave and Master, Transmitter, and Receiver operation
- Byte processing for low CPU overhead
- Interrupt or polling CPU interface
- Support for clock rates up to 400 kbps
- 7 or 10-bit addressing (10-bit addressing requires firmware support)
- SMBus operation (through firmware support SMBus supported in hardware in UDBs)
- 7-bit hardware address compare
- Wake from low power modes on address match




### 7.9 Digital Filter Block

Some devices in the CY8C38 family of devices have a dedicated HW accelerator block used for digital filtering. The DFB has a dedicated multiplier and accumulator that calculates a 24-bit by 24-bit multiply accumulate in one system clock cycle. This enables the mapping of a direct form FIR filter that approaches a computation rate of one FIR tap for each clock cycle. The MCU can implement any of the functions performed by this block, but at a slower rate that consumes MCU bandwidth.

The PSoC Creator interface provides a wizard to implement FIR and IIR digital filters with coefficients for LPF, BPF, HPF, Notch and arbitrary shape filters. 64 pairs of data and coefficients are stored. This enables a 64 tap FIR filter or up to 4 16 tap filters of either FIR or IIR formulation.

Figure 7-22. DFB Application Diagram (pwr/gnd not shown)



The typical use model is for data to be supplied to the DFB over the system bus from another on-chip system data source such as an ADC. The data typically passes through main memory or is directly transferred from another chip resource through DMA. The DFB processes this data and passes the result to another on chip resource such as a DAC or main memory through DMA on the system bus.

Data movement in or out of the DFB is typically controlled by the system DMA controller but can be moved directly by the MCU.

### 8. Analog Subsystem

The analog programmable system creates application specific combinations of both standard and advanced analog signal processing blocks. These blocks are then interconnected to each other and also to any pin on the device, providing a high level of design flexibility and IP security. The features of the analog subsystem are outlined here to provide an overview of capabilities and architecture.

- Flexible, configurable analog routing architecture provided by analog globals, analog mux bus, and analog local buses.
- High resolution Delta-Sigma ADC.
- Up to four 8-bit DACs that provide either voltage or current output.
- Four comparators with optional connection to configurable LUT outputs.
- Up to four configurable switched capacitor/continuous time (SC/CT) blocks for functions that include opamp, unity gain buffer, programmable gain amplifier, transimpedance amplifier, and mixer.
- Up to four opamps for internal use and connection to GPIO that can be used as high current output buffers.
- CapSense subsystem to enable capacitive touch sensing.
- Precision reference for generating an accurate analog voltage for internal analog blocks.






Figure 8-1. Analog Subsystem Block Diagram

The PSoC Creator software program provides a user friendly interface to configure the analog connections between the GPIO and various analog resources and connections from one analog resource to another. PSoC Creator also provides component libraries that allow you to configure the various analog blocks to perform application specific functions (PGA, transimpedance amplifier, voltage DAC, current DAC, and so on). The tool also generates API interface libraries that allow you to write firmware that allows the communication between the analog peripheral and CPU/Memory.

#### 8.1 Analog Routing

The CY8C38 family of devices has a flexible analog routing architecture that provides the capability to connect GPIOs and different analog blocks, and also route signals between different analog blocks. One of the strong points of this flexible routing architecture is that it allows dynamic routing of input and output connections to the different analog blocks.

### 8.1.1 Features

- Flexible, configurable analog routing architecture
- 16 Analog globals (AG) and two analog mux buses (AMUXBUS) to connect GPIOs and the analog blocks

- Each GPIO is connected to one analog global and one analog mux bus
- 8 Analog local buses (abus) to route signals between the different analog blocks
- Multiplexers and switches for input and output selection of the analog blocks

### 8.1.2 Functional Description

Analog globals (AGs) and analog mux buses (AMUXBUS) provide analog connectivity between GPIOs and the various analog blocks. There are 16 AGs in the CY8C38 family. The analog routing architecture is divided into four quadrants as shown in Figure 8-2. Each quadrant has four analog globals (AGL[0..3], AGL[4..7], AGR[0..3], AGR[4..7]). Each GPIO is connected to the corresponding AG through an analog switch. The analog mux bus is a shared routing resource that connects to every GPIO through an analog switch. There are two AMUXBUS routes in CY8C38, one in the left half (AMUXBUSL) and one in the right half (AMUXBUSR), as shown in Figure 8-2.



Vsab Vssio Vssa Vcca Vssd Upper Right Upper Left Quadrant Quadrant AMUXBUSR AGL[4] AGR[4] AGR15 AGL[6] AGR[6] ExVrefL 1 3210 76543210 LPF ExVrefR comp0 **COMPARATOR** comp2 \*P15[1] GPXT \*P15[0] out CAPSENSE out ref AGR[7] AGR[6] AGR[5] AGR[4] Vccd SC/CT Vssio Vin • -0-P4[7] Vssd Vccd \* Vddd Vssd Vusb ABUSR Vssio Vddd USB IO **VIDAC** P15[6] DSM qtz\_ref P6[3] GPIO P15[4] GPIO ExVrefL ExVrefR P15[5] AMUXBUSL 01 234567 ANALOG GLOBALS AMUXBUSR ANALOG GLOBALS BUS Vio2 AGL[2] AGR[2] AGL[1] AGR[1] AGL[0] Lower left Lower right Quadrant Quadrant Vio1 Switch Group Mux Group Vssio Vssd O Small (higher z) Vssb \* Denotes pins on all packages <u>p</u> ş Large (lower z) LCD signals are not shown.

Figure 8-2. CY8C38 Analog Interconnect

Document Number: 001-11729 Rev. \*G

Page 47 of 91



Analog local buses (abus) are routing resources located within the analog subsystem and are used to route signals between different analog blocks. There are eight abus routes in CY8C38, four in the left half (abusl [0:3]) and four in the right half (abusr [0:3]) as shown in Figure 8-2. Using the abus saves the analog globals and analog mux buses from being used for interconnecting the analog blocks.

Multiplexers and switches exist on the various buses to direct signals into and out of the analog blocks. A multiplexer can have only one connection on at a time, whereas a switch can have multiple connections on simultaneously. In Figure 8-2, multiplexers are indicated by grayed ovals and switches are indicated by transparent ovals.

### 8.2 Delta-Sigma ADC

The CY8C38 device contains one Delta Sigma ADC. This ADC offers differential input, high resolution and excellent linearity, making it a good ADC choice for both audio signal processing and measurement applications. The converter's nominal operation is 16 bits at 48 ksps. The ADC can be configured to output 20-bit resolution at data rates of 180 sps or lower. At a fixed clock rate, resolution can be traded for faster data rates as shown in Table 8-1.


Table 8-1. ADC Performance

Bits	sps	SNR (dB)
20 <sup>[1]</sup>	180	110
16 <sup>[1]</sup>	48k	90
12	192k	70

#### 8.2.1 Functional Description

The ADC connects and configures three basic components, input buffer, delta-sigma modulator, and decimator. The basic block diagram is shown in Table 8-3. The input buffer is connected to the internal and external buses input muxes. The signal from the input muxes is delivered to the delta-sigma modulator either directly or through the input buffer. The delta-sigma modulator performs the actual analog to digital conversion. The modulator over-samples the input and generates a serial data stream output. This high speed data stream is not useful for most applications without some type of post processing, and so is passed to the decimator through the Analog Interface block. The decimator converts the high speed serial data stream into parallel ADC results. Resolution and sample rate are controlled by the Decimator. Data is pipelined in the decimator; the output is a function of the last four samples. When the input multiplexer is switched, the output data is not valid until after the fourth sample after the switch.

Figure 8-3. Delta-Sigma ADC Block Diagram



#### 8.2.2 Operational Modes

The ADC can be configured by the user to operate in one of four modes: Single Sample, Fast Filter, Continuous or Fast Average. All four modes are started by either a write to the start bit in a control register or an assertion of the Start Of Conversion (SOC) signal. When the conversion is complete, a status bit is set and the output signal End Of Conversion (EOC) asserts high and remains high until the value is read by either the DMA controller or the CPU.

#### 8.2.2.1 Single Sample

In Single Sample mode, the ADC operates as an incremental converter, where it requires 2<sup>n</sup> clock pulses to achieve n bit resolution. In this mode, the ADC stavs in standby state waiting for the SOC signal to be asserted. When SOC is signaled the ADC performs one sample conversion and captures the result. To detect the end of conversion, the system may poll a control register for status or configure the external EOC signal to generate an interrupt or invoke a DMA request. When the transfer is done the ADC reenters the standby state where it stays until another SOC event.

#### 8.2.2.2 Continuous

In continuous mode, the channel resets and then runs continuously until stopped. This mode is used when the input signal is not switched between sources and multiple samples are required.

#### 8.2.2.3 Fast Filter

The Fast Filter mode continuously captures signals back-to-back and the ADC channel resets between each sample. Upon completion of conversion of a sample, the next sample is begun immediately. The results can be transferred either using polling, interrupts, or a DMA request. This mode is best used when the input is switched between multiple sources, requiring a filter reset between each sample.

#### 8.2.2.4 Fast FIR (Average)

This mode is similar to Fast Filter mode, but does not reset the modulator between intermediate conversions.

More information on output formats is provided in the Technical Reference Manual.

### 8.2.3 Start of Conversion Input

The Start of Conversion (SOC) signal is used to start an ADC conversion. A digital clock or UDB output can be used to drive this input. In applications where the sampling period must be longer than the conversion time this signal can be used. Also in systems where the ADC needs to be synchronized to other hardware, the SOC input is used. This signal is optional and does not need to be connected if ADC is running in a continuous mode.

### 8.2.4 End of Conversion Output

The End of Conversion (EOC) signal goes high at the end of each ADC conversion. This signal may be used to trigger either an interrupt or DMA request.





### 8.3 Comparators

The CY8C38 family of devices contains four comparators in a device. Comparators have these features:


- Input offset factory trimmed to less than 5 mV
- Rail-to-rail common mode input range (Vssa to Vdda)
- Speed and power can be traded off by using one of three modes: fast, slow, or ultra low power
- Comparator outputs can be routed to look up tables to perform simple logic functions and then can also be routed to digital blocks

- The positive input of the comparators may be optionally passed through a low pass filter. Two filters are provided
- Comparator inputs can be connections to GPIO, DAC outputs and SC block outputs

#### 8.3.1 Input and Output Interface

The positive and negative inputs to the comparators come from the analog global buses, the analog mux line, the analog local bus and precision reference through multiplexers. The output from each comparator could be routed to any of the two input LUTs. The output of that LUT is routed to the UDB Digital System Interface.

Figure 8-4. Analog Comparator



#### 8.3.2 LUT

The CY8C38 family of devices contains four LUTs. The LUT is a two input, one output lookup table that is driven by any one or two of the comparators in the chip. The output of any LUT is routed to the digital system interface of the UDB array. From the digital system interface of the UDB array, these signals can be

connected to UDBs, DMA controller, I/O, or the interrupt controller.

The LUT control word written to a register sets the logic function on the output. The available LUT functions and the associated control word is shown in Table 8-2.




Table 8-2. LUT Function vs. Program Word and Inputs

Control Word	Output (A and B are LUT inputs)	
0000b	FALSE ('0')	
0001b	A AND B	
0010b	A AND (NOT B)	
0011b	A	
0100b	(NOT <b>A</b> ) AND <b>B</b>	
0101b	В	
0110b	A XOR B	
0111b	A OR B	
1000b	A NOR B	
1001b	A XNOR B	
1010b	NOT B	
1011b	A OR (NOT B)	
1100b	NOT A	
1101b	(NOT A) OR B	
1110b	A NAND B	
1111b	TRUE ('1')	

### 8.4 Opamps

The CY8C38 family of devices contain up to four general purpose opamps in a device.


Figure 8-5. Opamp




The opamp is uncommitted and can be configured as a gain stage or voltage follower, or output buffer on external or internal signals.

See Figure 8-6. In any configuration, the input and output signals can all be connected to the internal global signals and monitored with an ADC, or comparator. The configurations are implemented with switches between the signals and GPIO pins.

Figure 8-6. Opamp Configurations





Opamp

Vn

To Internal Signals

Opamp

Vp

+

GPIO Pin

c) Internal Uncommitted

The opamp has three speed modes, slow, medium, and fast. The slow mode consumes the least amount of quiescent power and the fast mode consumes the most power. The inputs are able to swing rail-to-rail. The output swing is capable of rail-to-rail operation at low current output, within 50 mV of the rails. When driving high current loads (about 25 mA) the output voltage may only get within 500 mV of the rails.

### 8.5 Programmable SC/CT Blocks

The CY8C38 family of devices contains up to four switched capacitor/continuous time (SC/CT) blocks in a device. Each switched capacitor/continuous time block is built around a single rail-to-rail high bandwidth opamp.

Switched capacitor is a circuit design technique that uses capacitors plus switches instead of resistors to create analog functions. These circuits work by moving charge between capacitors by opening and closing different switches. Nonoverlapping in phase clock signals control the switches, so that not all switches are ON simultaneously.

The PSoC Creator tool offers a user friendly interface, which allows you to easily program the SC/CT blocks. Switch control and clock phase control configuration is done by PSoC Creator so users only need to determine the application use parameters such as gain, amplifier polarity, vref connection, and so on.



The same opamps and block interfaces are also connectable to an array of resistors which allows the construction of a variety of continuous time functions.

The opamp and resistor array is programmable to perform various analog functions including

- Naked Operational Amplifier Continuous Mode
- Unity-Gain Buffer Continuous Mode
- Programmable Gain Amplifier (PGA) Continuous Mode
- Transimpedance Amplifier (TIA) Continuous Mode
- Up/Down Mixer Continuous Mode
- Sample and Hold Mixer (NRZ S/H) Switched Cap Mode
- First Order Analog to Digital Modulator Switched Cap Mode

#### 8.5.1 Naked Opamp

The Naked Opamp presents both inputs and the output for connection to internal or external signals. The opamp has a unity gain bandwidth greater than 6.0 MHz and output drive current up to 650 µA. This is sufficient for buffering internal signals (such as DAC outputs) and driving external loads greater than 7.5 kohms.

#### 8.5.2 Unity Gain

The Unity Gain buffer is a Naked Opamp with the output directly connected to the inverting input for a gain of 1.00. It has a -3 dB bandwidth greater than 6.0 MHz.


#### 8.5.3 PGA

The PGA amplifies an external or internal signal. The PGA can be configured to operate in inverting mode or noninverting mode. The PGA function may be configured for both positive and negative gains as high as 50 and 49 respectively. The gain is adjusted by changing the values of R1 and R2 as illustrated in Figure 8-7. The schematic in Figure 8-7 shows the configuration and possible resistor settings for the PGA. The gain is switched from inverting and non inverting by changing the shared select value of the both the input muxes. The bandwidth for each gain case is listed in Table 8-3.

Table 8-3. Bandwidth

Gain	Bandwidth
1	6.0 MHz
24	340 kHz
48	220 kHz
50	215 kHz

Figure 8-7. PGA Resistor Settings



The PGA is used in applications where the input signal may not be large enough to achieve the desired resolution in the ADC, or dynamic range of another SC/CT block such as a mixer. The gain is adjustable at runtime, including changing the gain of the PGA prior to each ADC sample.


#### 8.5.4 TIA

The Transimpedance Amplifier (TIA) converts an internal or external current to an output voltage. The TIA uses an internal feedback resistor in a continuous time configuration to convert input current to output voltage. For an input current lin, the output voltage is lin x Rfb +Vref, where Vref is the value placed on the non inverting input. The feedback resistor Rfb is programmable between 20 K $\Omega$  and 1 M $\Omega$  through a configuration register. Table 8-4 shows the possible values of Rfb and associated configuration settings.

Table 8-4. Feedback Resistor Settings

Configuration Word	Nominal $R_{fb}(K\Omega)$
000b	20
001b	30
010b	40
011b	60
100b	120
101b	250
110b	500
111b	1000

Figure 8-8. Continuous Time TIA Schematic





The TIA configuration is used for applications where an external sensor's output is current as a function of some type of stimulus such as temperature, light, magnetic flux etc. In a common application, the voltage DAC output can be connected to the VREF TIA input to allow calibration of the external sensor bias current by adjusting the voltage DAC output voltage.

#### 8.6 LCD Direct Drive


The PSoC Liquid Crystal Display (LCD) driver system is a highly configurable peripheral designed to allow PSoC to directly drive a broad range of LCD glass. All voltages are generated on chip, eliminating the need for external components. With a high multiplex ratio of up to 1/16, the CY8C38 family LCD driver system can drive a maximum of 736 segments. The PSoC LCD driver module was also designed with the conservative power budget of portable devices in mind, enabling different LCD drive modes and power down modes to conserve power.

PSoC Creator provides an LCD segment drive component. The component wizard provides easy and flexible configuration of LCD resources. You can specify pins for segments and commons along with other options. The software configures the device to meet the required specifications. This is possible because of the programmability inherent to PSoC devices.

Key features of the PSoC LCD segment system are:

- LCD panel direct driving
- Type A (standard) and Type B (low power) waveform support
- Wide operating voltage range support (2V to 5V) for LCD panels
- Static, 1/2, 1/3, 1/4, 1/5 bias voltage levels
- Internal bias voltage generation through internal resistor ladder
- Up to 62 total common and segment outputs
- Up to 1/16 multiplex for a maximum of 16 backplane/common outputs
- Up to 62 front plane/segment outputs for direct drive
- Drives up to 736 total segments (16 backplane x 46 front plane)
- Up to 128 levels of software controlled contrast
- Ability to move display data from memory buffer to LCD driver through DMA (without CPU intervention)
- Adjustable LCD refresh rate from 10 Hz to 150 Hz
- Ability to invert LCD display for negative image
- Three LCD driver drive modes, allowing power optimization

Figure 8-9. LCD System



#### 8.6.1 LCD Segment Pin Driver

Each GPIO pin contains an LCD driver circuit. The LCD driver buffers the appropriate output of the LCD DAC to directly drive the glass of the LCD. A register setting determines whether the pin is a common or segment. The pin's LCD driver then selects one of the six bias voltages to drive the I/O pin, as appropriate for the display data.

#### 8.6.2 Display Data Flow

The LCD segment driver system reads display data and generates the proper output voltages to the LCD glass to produce the desired image. Display data resides in a memory buffer in the system SRAM. Each time you need to change the common and segment driver voltages, the next set of pixel data moves from the memory buffer into the Port Data Registers via DMA.

### 8.6.3 UDB and LCD Segment Control

A UDB is configured to generate the global LCD control signals and clocking. This set of signals is routed to each LCD pin driver through a set of dedicated LCD global routing channels. In addition to generating the global LCD control signals, the UDB also produces a DMA request to initiate the transfer of the next frame of LCD data.

#### 8.6.4 LCD DAC

The LCD DAC generates the contrast control and bias voltage for the LCD system. The LCD DAC produces up to five LCD drive voltages plus ground, based on the selected bias ratio. The bias voltages are driven out to GPIO pins on a dedicated LCD bias bus, as required.



### 8.7 CapSense

The CapSense system provides a versatile and efficient means for measuring capacitance in applications such as touch sense buttons, sliders, proximity detection, etc. The CapSense system uses a configuration of system resources, including a few hardware functions primarily targeted for CapSense, to realize various sensing algorithms. Specific resource usage is detailed in each CapSense component in PSoC Creator.

Several possible CapSense methods are supported, allowing for optimization for factors such as speed, power, sensitivity, noise immunity, or hardware resource usage. The main algorithms are:

- CSA CapSense Successive Approximation
- CSD CapSense Delta-Sigma

#### 8.8 Temp Sensor

Die temperature is used to establish programming parameters for writing Flash. Die temperature is measured using a dedicated sensor based on a forward biased transistor. The Temp Sensor has its own 10-bit 10-ksps ADC.

#### 8.9 DAC

The CY8C38 parts contain up to four Digital to Analog Convertors (DACs). Each DAC is 8-bit and can be configured for either voltage or current output. The DACs support CapSense, power supply regulation, and waveform generation. Each DAC has the following features:

- Adjustable voltage or current output in 255 steps
- Programmable step size (range selection)
- Eight bits of calibration to correct ± 25% of gain error
- Source and sink option for current output
- 8 Msps conversion rate for current output
- 1 Msps conversion rate for voltage output
- Monotonic in nature




Figure 8-10. DAC Block Diagram

#### 8.9.1 Current DAC

The current DAC (IDAC) can be configured for the ranges 0 to 32  $\mu$ A, 0 to 256  $\mu$ A, and 0 to 2.048 mA. The IDAC can be configured to source or sink current.

#### 8.9.2 Voltage DAC

For the voltage DAC (VDAC), the current DAC output is routed through resistors. The two ranges available for the VDAC are 0 to 1.024V and 0 to 4.096V. In voltage mode any load connected to the output of a DAC should be purely capacitive (the output of the VDAC is not buffered).

### 8.10 Up/Down Mixer


 $I_{sink}$  Range 1x, 8x, 64x

In continuous time mode, the SC/CT block components are used to build an up or down mixer. Any mixing application contains an input signal frequency and a local oscillator frequency. The polarity of the clock, Fclk, switches the amplifier between inverting or noninverting gain. The output is the product of the input and the switching function from the local oscillator, with frequency components at the local oscillator plus and minus the signal frequency (Fclk + Fin and Fclk - Fin) and reduced-level frequency components at odd integer multiples of the local oscillator frequency. The local oscillator frequency is provided by the selected clock source for the mixer.

Continuous time up and down mixing works for applications with input signals and local oscillator frequencies up to 1 MHz.




Figure 8-11. Mixer Configuration



#### 8.11 Sample and Hold

The main application for a sample and hold, is to hold a value stable while an ADC is performing a conversion. Some applications require multiple signals to be sampled simultaneously, such as for power calculations (V and I).

Figure 8-12. Sample and Hold Topology ( $\Phi$ 1 and  $\Phi$ 2 are opposite phases of a clock)



### 8.11.1 Down Mixer

The SC/CT block can be used as a mixer to down convert an input signal. This circuit is a high bandwidth passive sample network that can sample input signals up to 14 MHz. This sampled value is then held using the opamp with a maximum clock rate of 4 MHz. The output frequency is at the difference between the input frequency and the highest integer multiple of the Local Oscillator that is less than the input.

#### 8.11.2 First Order Modulator - SC Mode

A first order modulator is constructed by placing the SC/CT block in an integrator mode and using a comparator to provide a 1-bit feedback to the input. Depending on this bit, a reference voltage is either subtracted or added to the input signal. The block output is the output of the comparator and not the integrator in the modulator case. The signal is downshifted and buffered and then processed by a decimator to make a delta-sigma converter or a counter to make an incremental converter. The accuracy of the sampled data from the first-order modulator is determined from several factors.

The main application for this modulator is for a low frequency ADC with high accuracy. Applications include strain gauges, thermocouples, precision voltage, and current measurement.

# 9. Programming, Debug Interfaces, Resources

PSoC devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware. Three interfaces are available: JTAG, SWD, and SWV. JTAG and SWD support all programming and debug features of the device. JTAG also supports standard JTAG scan chains for board level test and chaining multiple JTAG devices to a single JTAG connection.

Complete Debug on Chip (DoC) functionality enables full device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE software provides fully integrated programming and debug support for PSoC devices. The low cost MiniProg3 programmer and debugger is designed to provide full programming and debug support of PSoC devices in conjunction with the PSoC Creator IDE. PSoC JTAG, SWD, and SWV interfaces are fully compatible with industry standard third party tools.

All DOC circuits are disabled by default and can only be enabled in firmware. If not enabled, the only way to reenable them is to erase the entire device, clear Flash protection, and reprogram the device with new firmware that enables DOC. Disabling DOC features, robust Flash protection, and hiding custom analog and digital functionality inside the PSoC device provide a level of security not possible with multichip application solutions. Additionally, all device interfaces can be permanently disabled (Device Security) for applications concerned about phishing attacks due to a maliciously reprogrammed device. Permanently disabling interfaces is not recommended in most applications because the designer then cannot access the device. Because all programming, debug, and test interfaces are disabled when Device Security is enabled, PSoCs with Device Security enabled may not be returned for failure analysis.

Table 9-1. Debug Configurations

Debug and Trace Configuration	GPIO Pins Used
All debug and trace disabled	0
JTAG	4 or 5
SWD	2
SWV	1
SWD + SWV	3



### PSoC3: CY8C38 Family Data Sheet

#### 9.1 JTAG Interface

The IEEE 1149.1 compliant JTAG interface exists on four or five pins (the nTRST pin is optional). The JTAG clock frequency can be up to 8 MHz. By default, the JTAG pins are enabled on new devices but the JTAG interface can be disabled, allowing these pins to be used as General Purpose I/O (GPIO) instead. The JTAG interface is used for programming the Flash memory, debugging, I/O scan chains, and JTAG device chaining.

#### 9.2 Serial Wire Debug Interface

The SWD interface is the preferred alternative to the JTAG interface. It requires only two pins instead of the four or five needed by JTAG. SWD provides all of the programming and debugging features of JTAG at the same speed. SWD does not provide access to scan chains or device chaining.

SWD uses two pins, either two of the JTAG pins (TMS and TCK) or the USBIO D+ and D- pins. The USBIO pins are useful for in system programming of USB solutions that would otherwise require a separate programming connector. One pin is used for the data clock and the other is used for data input and output. SWD can be enabled on only one of the pin pairs at a time. This only happens if, within 8 µs (key window) after reset, that pin pair (JTAG or USB) receives a predetermined sequence of 1s and 0s. SWD is used for debugging or for programming the Flash memory.

The SWD interface can be enabled from the JTAG interface or disabled, allowing its pins to be used as GPIO. Unlike JTAG, the SWD interface can always be reacquired on any device during the key window. It can then be used to reenable the JTAG interface, if desired. When using SWD or JTAG pins as standard GPIO, make sure that the GPIO functionality and PCB circuits do not interfere with SWD or JTAG use.

#### 9.3 Debug Features

Using the JTAG or SWD interface, the CY8C38 supports the following debug features:

- Halt and single-step the CPU
- View and change CPU and peripheral registers, and RAM addresses
- Eight program address breakpoints
- One memory access breakpoint—break on reading or writing any memory address and data value
- Break on a sequence of breakpoints (non recursive)
- Debugging at the full speed of the CPU
- Debug operations are possible while the device is reset, or in low power modes
- Compatible with PSoC Creator and MiniProg3 programmer and debugger
- Standard JTAG programming and debugging interfaces make CY8C38 compatible with other popular third-party tools (for example, ARM / Keil)

#### 9.4 Trace Features

The CY8C38 supports the following trace features when using JTAG or SWD:

- Trace the 8051 program counter (PC), accumulator register (ACC), and one SFR / 8051 core RAM register
- Trace depth up to 1000 instructions if all registers are traced, or 2000 instructions if only the PC is traced (on devices that include trace memory)
- Program address trigger to start tracing
- Trace windowing, that is, only trace when the PC is within a given range
- Two modes for handling trace buffer full: continuous (overwriting the oldest trace data) or break when trace buffer is full

#### 9.5 Single Wire Viewer Interface

The SWV interface is closely associated with SWD but can also be used independently. SWV data is output on the JTAG interface's TDO pin. If using SWV, the designer must configure the device for SWD, not JTAG. SWV is not supported with the JTAG interface.

SWV is ideal for application debug where it is helpful for the firmware to output data similar to 'printf' debugging on PCs. The SWV is ideal for data monitoring, because it requires only a single pin and can output data in standard UART format or Manchester encoded format. For example, it can be used to tune a PID control loop in which the output and graphing of the three error terms greatly simplifies coefficient tuning.

The following features are supported in SWV:

- 32 virtual channels, each 32 bits long
- Simple, efficient packing and serializing protocol
- Supports standard UART format (N81)

#### 9.6 Programming Features

The JTAG and SWD interfaces provide full programming support. The entire device can be erased, programmed, and verified. Designers can increase Flash protection levels to protect firmware IP. Flash protection can only be reset after a full device erase. Individual Flash blocks can be erased, programmed, and verified, if block security settings permit.

### 9.7 Device Security

PSoC3 offers an advanced security feature called device security, which permanently disables all test, programming, and debug ports, protecting your application from external access. The device security is activated by programming a 32-bit key (0x50536F43) to a Write Once Latch (WOL).

The Write Once Latch is a type of nonvolatile latch (NVL). The cell itself is an NVL with additional logic wrapped around it. Each WOL device contains four bytes (32 bits) of data. The wrapper outputs a '1' if a super-majority (28 of 32) of its bits match a pre-determined pattern (0x50536F43); it outputs a '0' if this majority is not reached. When the output is 1, the Write Once NV latch locks the part out of Debug and Test modes; it also permanently gates off the ability to erase or alter the contents of the latch. Matching all bits is intentionally not required, so that single (or few) bit failures do not deassert the WOL output. The state of



**PSoC3: CY8C38 Family Data Sheet** 

the NVL bits after wafer processing is truly random with no tendency toward 1 or 0.

The WOL only locks the part after the correct 32-bit key (0x50536F43) is loaded into the NVL's volatile memory, programmed into the NVL's nonvolatile cells, and the part is reset. The output of the WOL is only sampled on reset and used to disable the access. This precaution prevents anyone from reading, erasing, or altering the contents of the internal memory.

The user can write the key into the WOL to lock out external access only if no Flash protection is set (see "Flash Security" on page 15). However, after setting the values in the WOL, a user still has access to the part until it is reset. Therefore, a user can write the key into the WOL, program the Flash protection data, and then reset the part to lock it.

If the device is protected with a WOL setting, Cypress cannot perform failure analysis and, therefore, cannot accept RMAs from customers. The WOL can be read out via Serial Wire Debug (SWD) port to electrically identify protected parts. The user can write the key in WOL to lock out external access only if no Flash protection is set. For more information on how to take full advantage of the security features in PSoC see the PSoC3 TRM.

#### Disclaime

Note the following details of the Flash code protection features on Cypress devices.

Cypress products meet the specifications contained in their particular Cypress data sheets. Cypress believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

### 10. Development Support

The CY8C38 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit psoc.cypress.com/getting-started to find out more.

#### 10.1 Documentation

A suite of documentation, supports the CY8C38 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide**: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Data Sheets**: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes:** PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual**: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

#### 10.2 Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

#### 10.3 Tools

With industry standard cores, programming, and debugging interfaces, the CY8C38 family is part of a development tool ecosystem. Visit us at psoc.cypress.com/tools for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



## 11. Electrical Specifications

Specifications are valid for  $-40^{\circ}C \le Ta \le 85^{\circ}C$  and  $Tj \le 100^{\circ}C$ , except where noted. Specifications are valid for 1.71V to 5.5V, except where noted. The unique flexibility of the PSoC UDBs and analog blocks enable many functions to be implemented in PSoC Creator components, see the component data sheets for full AC/DC specifications of individual functions. See the "Example Peripherals" section on page 32 for further explanation of PSoC Creator components.

### 11.1 Absolute Maximum Ratings

Table 11-1. Absolute Maximum Ratings DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Tstorag	Storage temperature	Recommended storage temperature is 0°C - 50°C. Exposure to storage temperatures above 85°C for extended periods may affect device reliability	-55	25	125	°C
Vdda	Analog supply voltage relative to Vssd		-0.5	-	5.5	V
Vddd	Digital supply voltage relative to Vssd		-0.5	-	5.5 Vdda + 0.5	V
Vddio	GPIO supply voltage relative to Vssd		-0.5	-	5.5 Vdda + 0.5	V
Vcca	Direct analog core voltage input		-0.5		1.95	V
Vccd	Direct digital core voltage input		-0.5	-	1.95	V
Vssa	Analog ground voltage		Vssd -0.5	-	Vssd + 0.5	V
Vgpio	DC input voltage on GPIO	Includes signals sourced by Vdda and routed internal to the pin	Vssd -0.5	-	Vddio + 0.5	V
Vsio	DC input voltage on SIO		Vssd -0.5	-	5.5	V
Vind	Voltage at boost converter input		0.5	-	5.5	V
Vbat	Boost converter supply		Vssd -0.5	-	5.5	V
Igpio	Current per GPIO	Vddio ≥ 4.75V	-4	-	8	mA
		Vddio ≥ 3.0V	-4		8	
		Vddio ≥ 1.8V	-1		4	
Isio	Current per SIO	Vddio ≥ 4.75V	-4	-	25	mA
		Vddio ≥ 3.0V	-4		25	
		Vddio ≥ 1.8V	-1		4	
lusbio	Current per USBIO		-43	-	43	mA
LU	Latch up current		-200	-	200	mA
ESD <sub>HBM</sub>	Electro-static discharge voltage	Human Body Model	2000	-	-	V
ESD <sub>CDM</sub>	Electro-static discharge voltage	Charge Device Model	500	-	-	V
	GPIO clamp current		-	-	600	mA



### 11.2 Device Level Specifications

Specifications are valid for  $-40^{\circ}C \le Ta \le 85^{\circ}C$  and  $Tj \le 100^{\circ}C$ , except where noted. Specifications are valid for 1.71V to 5.5V, except where noted.

### 11.2.1 Device Level Specifications

### Table 11-2. DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vdda	Analog supply voltage and input to analog core regulator	Analog core regulator enabled	1.8		5.5	V
Vdda	Analog supply voltage, analog regulator bypassed	Analog core regulator disabled	1.71	1.8	1.89	V
Vddd	Digital supply voltage relative to Vssd	Digital core regulator enabled	1.8		Vdda	V
Vddd	Digital supply voltage, digital regulator bypassed	Digital core regulator disabled	1.71	1.8	1.89	V
Vddio	GPIO supply voltage relative to Vssio		1.71		Vdda	V
Vcca	Direct analog core voltage input (Analog regulator bypass)	Analog core regulator disabled	1.71	1.8	1.89	V
Vccd	Direct digital core voltage input (Digital regulator bypass)	Digital core regulator disabled	1.71	1.8	1.89	V
Vbat	Voltage supplied to boost converter		0.5		5.5	V
	Active Mode, VDD = 1.71V - 5.5V		•			
Idd <sup>[4]</sup>	Execute from Flash, CPU at 1 MHz	T= -40°C				mA
		T= 25°C		0.33		mA
		T= 85°C				mA
	Execute from Flash, CPU at 6 MHz	T= -40°C				mA
		T= 25°C		1.0		mA
		T= 85°C				mA
	Execute from Flash, CPU at 12 MHz	T= -40°C				mA
		T= 25°C		1.8		mA
		T= 85°C				mA
	Execute from Flash, CPU at 24 MHz	T= -40°C				mA
		T= 25°C		3.4		mA
		T= 85°C				mA
	Execute from Flash, CPU at 40 MHz	T= -40°C				mA
		T= 25°C		5.6		mA
		T= 85°C				mA



Table 11-2. DC Specifications (continued)

Parameter	Description	Conditions		Min	Тур	Max	Units
	Sleep Mode				•		•
		VDD = VDDIO = 4.5 - 5.5V	T= -40°C				μA
			T= 25°C				μA
	CPU OFF		T= 85°C				μA
	RTC = ON (= ECO32K ON)	VDD = VDDIO = 2.7 - 3.6V	T= -40°C				μA
	WDT = OFF I <sup>2</sup> C Wake = ON Comparator = OFF PPOR = ON		T= 25°C		1		μA
			T= 85°C				μA
		VDD = VDDIO = 1.71 -	T= -40°C				μA
		1.95V	T= 25°C				μA
			T= 85°C				μA
	CPU OFF	VDD = VDDIO = 4.5 - 5.5V	T= -40°C				μA
			T= 25°C				μA
			T= 85°C				μA
	RTC = OFF (= ECO32K OFF)	VDD = VDDIO = 2.7 - 3.6V VDD = VDDIO = 1.71 - 1.95V	T= -40°C				μA
	WDT = OFF		T= 25°C				μA
	I <sup>2</sup> C Wake = ON Comparator = OFF		T= 85°C				μA
	PPOR = ON		T= -40°C				μA
			T= 25°C				μA
			T= 85°C				μA
	Hibernate Mode					•	
		VDD = VDDIO = 4.5 - 5.5V	T= -40°C				nA
			T= 25°C				nA
	I lib amanta manda ayumant		T= 85°C				nA
	Hibernate mode current All regulators and oscillators off.	VDD = VDDIO = 2.7 - 3.6V	T= -40°C				nA
	SRAM retention GPIO interrupts are active		T= 25°C		200		nA
			T= 85°C				nA
		VDD = VDDIO = 1.71 -	T= -40°C				nA
		1.95V	T= 25°C				nA
			T= 85°C				nA

#### Note


<sup>4.</sup> The current consumption of additional peripherals that are implemented only in programmed logic blocks can be found in their respective data sheets, available in PSoC Creator, the integrated design environment. To compute total current, find CPU current at frequency of interest and add peripheral currents for your particular system from the device data sheet and component data sheets.



Table 11-3. AC Specifications  $^{[5]}$ 

Parameter	Description	Conditions	Min	Тур	Max	Units
F <sub>CPU</sub>	CPU frequency	$1.71V \le Vddd \le 5.5V$	DC	-	67	MHz
F <sub>busclk</sub>	Bus frequency	$1.71V \le Vddd \le 5.5V$	DC	-	67	MHz
Svdd	Vdd ramp rate		1.00E-04	-	1.00E+06	V/ms
Tstartup	Time from Vddd/Vdda/Vccd/Vcca	Vcca/Vdda = regulated from Vdda/Vddd, no PLL used, fast boot mode	-	-	180	μs
rstartup	reset vector	Vcca/Vccd = regulated from Vdda/Vddd, no PLL used, slow boot mode	-	-	620	μs
Tsleep	Wakeup from sleep mode - Application of external interrupt to beginning of execution of next CPU instruction		-	-	10	μs
Thibernate	Wakeup from hibernate mode - Application of external interrupt to beginning of execution of next CPU instruction		-	-	100	μs
	External reset pulse width		1	-	-	μs

Figure 11-1. Fcpu vs. Vdd



Note
5. Based on device characterization (not production tested).



### 11.3 Power Regulators

 $Specifications \ are \ valid \ for \ -40^{\circ}C \leq Ta \leq 85^{\circ}C \ and \ Tj \leq 100^{\circ}C, \ except \ where \ noted. \ Specifications \ are \ valid \ for \ 1.71V \ to \ 5.5V, \ except \ where \ noted.$ where noted.

### 11.3.1 Digital Core Regulator

### Table 11-4. Digital Core Regulator DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vddd	Input voltage		1.8	-	5.5	V
	Output voltage (For chip core)	DC averages	-	1.80	-	V
Cefc	External output bypass capacitor <sup>[5]</sup>	X5R ceramic or better	1.08	1.30	1.56	μF
Cexc	Power supply decoupling capacitor <sup>[5]</sup>	X5R ceramic or better	0.8	1.0	-	μF

### 11.3.2 Analog Core Regulator

### Table 11-5. Analog Core Regulator DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vdda	Input voltage		1.8	-	5.5	V
	Output voltage		-	1.80	-	V
Cefc	External output bypass capacitor <sup>[5]</sup>	X5R ceramic or better	1.08	1.30	1.56	μF

### 11.3.3 Inductive Boost Regulator

### Table 11-6. Inductive Boost Regulator DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vbat	Input voltage		0.5	-	5.5	V
		Vin=1.6-5.5V, Vout=1.6-5.5V, external diode	-	-	50	mA
		Vin=1.6-3.6V, Vout=1.6-3.6V, internal diode	-	-	75	mA
Iboost Load current <sup>[6, 7]</sup>	Load current <sup>[6, 7]</sup>	Vin=0.8-1.6V, Vout=1.6-3.6V, internal diode	-	-	30	mA
		Vin=0.8-1.6V, Vout=3.6-5.5V, external diode			20	mA
		Vin=0.5-0.8V, Vout=1.6-3.6V, internal diode			15	mA
Vstart	Startup supply voltage		-	-	0.5	V
Lboost	Boost inductor	10 μH spec'd	4.7	10	47	μH
Cboost	Filter capacitor <sup>[5]</sup>	22 μF    0.1 μF spec'd	10	22	47	μF
	Quiescent current	lboost ≤ 1 μA	-	15	-	μA

<sup>6.</sup> For output voltages above 3.6V, an external diode is required.

<sup>7.</sup> Maximum output current applies for output voltages  $\leq 4x$  input voltage.



Table 11-6. Inductive Boost Regulator DC Specifications (continued)

Parameter	Description	Conditions	Min	Тур	Max	Units
	Boost output voltage range <sup>[5]</sup>					
	1.8V		1.71	1.80	1.89	V
	1.9V		1.81	1.90	2.00	V
	2.0V		1.90	2.00	2.10	V
Vboost	2.4V		2.28	2.40	2.52	V
VDOOSI	2.7V		2.57	2.70	2.84	V
	3.0V		2.85	3.00	3.15	V
	3.3V		3.14	3.30	3.47	V
	3.6V		3.42	3.60	3.78	V
	5.0V	External diode required	4.75	5.00	5.25	V
	Efficiency	Vbat = 2.4 V, Vout = 2.7 V, lout = 10 mA, Fsw = 400 kHz	90	-	-	%

### Table 11-7. Inductive Boost Regulator AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vripple	Ripple voltage (peak-to-peak)	Vout = 1.8V, Fsw = 400 kHz, lout = 10 mA	-	-	50	mV
Fsw	Switching frequency		-	0.1, 0.4, or 2	-	MHz
	Duty cycle		20	-	80	%



### 11.4 Inputs and Outputs

Specifications are valid for -40°C  $\leq$  Ta  $\leq$  85°C and Tj  $\leq$  100°C, except where noted. Specifications are valid for 1.71V to 5.5V, except where noted.

### 11.4.1 GPIO

### Table 11-8. GPIO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vih	Input voltage high threshold	CMOS Input, PRT[x]CTL = 0	0.7 × Vddio	-	-	V
Vil	Input voltage low threshold	CMOS Input, PRT[x]CTL = 0	-	-	$0.3 \times Vddio$	V
Vih	Input voltage high threshold	LVTTL Input, PRT[x]CTL = 1,Vddio < 2.7V	0.7 x Vddio	-	-	V
Vih	Input voltage high threshold	LVTTL Input, PRT[x]CTL = 1, Vddio $\geq 2.7V$	2.0	-	-	V
Vil	Input voltage low threshold	LVTTL Input, PRT[x]CTL = 1,Vddio < 2.7V	-	-	0.3 x Vddio	V
Vil	Input voltage low threshold	LVTTL Input, PRT[x]CTL = 1, Vddio $\geq 2.7V$	-	-	0.8	V
Voh	Output voltage high	loh = 4 mA at 3.3 Vddio	Vddio - 0.6	-	-	V
		Ioh = 1 mA at 1.8 Vddio	Vddio - 0.5	-	-	V
Vol	Output voltage low	lol = 8 mA at 3.3 Vddio	-	-	0.6	V
		IoI = 4 mA at 1.8 Vddio	-	-	0.6	V
Rpullup	Pull up resistor		4	5.6	8	kΩ
Rpulldown	Pull down resistor		4	5.6	8	kΩ
lil	Input leakage current (absolute value)[5]	25°C, Vddio = 3.0V	-	-	2	nA
Cin	Input capacitance <sup>[5]</sup>		-	3	-	pF
Vh	Input voltage hysteresis (Schmitt-Trigge	r) <sup>[5]</sup>				
	LVTTL		44	-	425	mV
	LVCMDS		70	-	393	mV
Idiode	Current through protection diode to Vddio and Vssio		-	-	100	μA
Rglobal	Resistance pin to analog global bus	25°C, Vddio = 3.0V	-	240	-	Ω
Rmux	Resistance pin to analog mux bus	25°C, Vddio = 3.0V	-	130	-	Ω

### Table 11-9. GPIO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
TriseF	Rise time in Fast Strong Mode <sup>[5]</sup>	3.3V Vddio Cload = 25 pF	2	-	12	ns
TfallF	Fall time in Fast Strong Mode <sup>[5]</sup>	3.3V Vddio Cload = 25 pF	2	-	12	ns
TriseS	Rise time in Slow Strong Mode <sup>[5]</sup>	3.3V Vddio Cload = 25 pF	10	-	60	ns
TfallS	Fall time in Slow Strong Mode <sup>[5]</sup>	3.3V Vddio Cload = 25 pF	10	-	60	ns
Fgpioout	GPIO output operating frequency					
	3V ≤ Vddio < 5.5V	90/10% Vddio into 25 pF with better than 60/40 duty cycle	-	-	33	MHz
	1.65V <u>&lt;</u> Vddio < 3V	90/10% Vddio into 25 pF with better than 60/40 duty cycle	-	-	20	MHz
	GPIO input operating frequency			1		"
Fgpioin	1.65V ≤ Vddio < 5.6V	90/10% better than 60/40 duty cycle	-	-	66	MHz





11.4.2 SIO

## Table 11-10. SIO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vinref	Input voltage reference (set by internal DAC)		0.5	-	0.52 ×Vddio	V
	Output voltage reference (set inter	nally for adjustable output levels)				
Voutref		Vddio > 3.7	1	-	Vddio-1	V
		Vddio < 3.7	1	-	Vddio - 0.5	V
	Input voltage high threshold					
	Vddsio = Vddio (set internally)		0.7 × Vddio	-	-	V
Vih	Vddsio = Vinref (analog global bus) set internally	With hysteresis	Vinref+0.1	-	-	V
	Vddsio = Vinref = Voutref/2 (set internally)	With hysteresis	Vinref+ 0.107 <sup>[5]</sup>	-	Vddio-1 Vddio - 0.5  0.3 × Vddio Vinref-0.09 Vinref - 0.1 Vinref - 0.112 Vinref - 0.1	V
	Input voltage low threshold					
	Vddsio = Vddio (set internally)		-	-	$0.3 \times Vddio$	V
Vil	Vddsio = Vinref (analog global bus) set internally	Without hysteresis	-	-	Vinref-0.09	V
VII		With hysteresis	-	-	Vinref - 0.1	V
	Vddsio = Vinref = Voutref/2 (set internally)	Without hysteresis	-	-		V
		With hysteresis	-	-	Vinref - 0.1	V
	Output voltage high					
	Vddsio = Vddio (set internally)	loh = 4 mA, Vddio = 3.3V	Vddio - 0.4	-	-	V
	Vddsio = Voutref (analog global bus)	loh = 1 mA	Voutref-0.6	Voutref	Voutref+0.2	V
Voh	Vddsio = Voutref = Vccd (set internally)	loh = 1 mA	Voutref-0.6	Voutref		V
	Vddsio = Voutref (analog global bus)	loh = 0.1 mA	Voutref-0.25	Voutref		V
	Vddsio = Voutref = Vccd (set internally)	loh = 0.1 mA	Voutref-0.25	Voutref	Voutref+0.2	V
	Output voltage low			<u>I</u>		
Vol	Vddsio = Vddio	Vddio = 3.30V, IoI = 25 mA	-	-	8.0	V
Vol	Vddsio = Vddio	Vddio = 4.75V, lol = 25 mA	-	-	- Vddio - 0.5	V
	Vddsio = Vddio	Vddio = 1.80V, IoI = 4 mA	-	-	0.3	V
Rpullup	Pull up resistor		4	5.6	8	kΩ
Rpulldown	Pull down resistor		4	5.6	8	kΩ
lil	Input leakage current (absolute value) <sup>[5]</sup>					
	Vih ≤ Vddsio	25°C, Vddsio = 3.0V, Vih = 3.0V	-	-	0.06	nA
	Vih > Vddsio	25°C, Vddsio = 0V, Vih = 3.0V	-	-	10	μA
Cin	Input Capacitance <sup>[5]</sup>		-	7	-	pF
	Input voltage hysteresis	Vh = 2V	27	-	72	mV
Vh	(Schmitt-Trigger) <sup>[5]</sup>	Vh = 3V	38	-	77	mV
		Vh = 5V	37	-	83	mV
Idiode	Current through protection diode to Vssio		-	-	100	μA



Table 11-11. SIO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
TriseF	Rise time in Fast Strong Mode (90/10%) <sup>[5]</sup>	Cload = 25 pF, Vddio = 3.3V	1	-	12	ns
TfallF	Fall time in Fast Strong Mode (90/10%) <sup>[5]</sup>	Cload = 25 pF, Vddio = 3.3V	1	-	12	ns
TriseS	Rise time in Slow Strong Mode (90/10%) <sup>[5]</sup>	Cload = 25 pF, Vddio = 3.0V	10	-	75	ns
TfallS	Fall time in Slow Strong Mode (90/10%) <sup>[5]</sup>	Cload = 25 pF, Vddio = 3.0V	10	-	60	ns
	SIO output operating frequency					
	2.9V ≤ Vddio < 5.6V	90/10% Vddio into 25 pF with better than 60/40 duty cycle	-	-	33	MHz
Fsioout	1.65V ≤ Vddio < 2.9V	90/10% Vddio into 25 pF with better than 60/40 duty cycle, unregulated output	-	-	16	MHz
		90/10% Vddio into 25 pF with better than 60/40 duty cycle, regulated output	-	-	10	MHz
	SIO input operating frequency					•
Fsioin	1.71V ≤ Vddio < 5.6V	90/10% better than 60/40 duty cycle	-	-	66	MHz

### 11.4.3 USBIO

### Table 11-12. USBIO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ pull up resistance	With idle bus	0.900	-	1.575	kΩ
Rusba	USB D+ pull up resistance	While receiving traffic	1.425	-	3.090	kΩ
Vohusb	Static output high	15 k $\Omega$ ±5% to Vss, internal pull up enabled	2.8	-	3.6	V
Volusb	Static output low	15 k $\Omega$ ±5% to Vss, internal pull up enabled	-	-	0.3	V
Vohgpio	Output voltage high, GPIO mode	Ioh = 4 mA, Vddio ≥ 3V	2.4	-	-	V
Volgpio	Output voltage low, GPIO mode	IoI = 4 mA, Vddio ≥ 3V	-	-	0.3	V
Vdi	Differential input sensitivity	(D+)-(D-)	0.2	-	-	V
Vcm	Differential input common mode range		0.8	-	2.5	V
Vse	Single ended receiver threshold		0.8	-	2	V
Rps2	PS/2 pull up resistance	In PS/2 mode, with PS/2 pull up enabled	3	-	7	kΩ
Rext	External USB series resistor	In series with each USB pin	23	22	25	Ω
Zo	USB driver output impedance	Including Rext	28	-	44	Ω
Cin	USB transceiver input capacitance		-	-	20	pF
lil	Input leakage current (absolute value)	25°C, Vddio = 3.0V	-	-	2	nA



### Table 11-13. USBIO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Tdrate	Full-speed data rate average bit rate		12 - 0.25%	12	12 + 0.25%	MHz
Tdjr1	Receiver data jitter tolerance to next transition		-8	-	8	ns
Tdjr2	Receiver data jitter tolerance to pair transition		-5	-	5	ns
Tudj1	Driver differential jitter to next transition		-3.5	-	3.5	ns
Tudj2	Driver differential jitter to pair transition		-4	-	4	ns
Tfdeop	Source jitter for differential transition to SE0 transition		-2	-	5	ns
Tfeopt	Source SE0 interval of EOP		160	-	175	ns
Tfeopr	Receiver SE0 interval of EOP		82	-	-	ns
Tfst	Width of SE0 interval during differential transition		-	-	14	ns
Tr_gpio	Rise time, GPIO mode	Vddio = 4V - 5.5V, 50 pF load	1	-	12	ns
		Vddio = 2.6V - 3.7V, 50 pF load	2	-	20	ns
		Vddio = 1.71V - 2.6V, 50 pF load	4	-	80	ns
Tf_gpio	Fall time, GPIO mode	Vddio = 4V - 5.5V, 50 pF load	1	-	12	ns
		Vddio = 2.6V - 3.7V, 50 pF load	2	-	20	ns
		Vddio = 1.71V - 2.6V, 50 pF load	4	-	80	ns

### Table 11-14. USB Driver AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Tr	Transition rise time		4	-	20	ns
Tf	Transition fall time		4	-	20	ns
TR	Rise/fall time matching		90%	-	111%	
Vcrs	Output signal crossover voltage		1.3	-	2	V

#### 11.4.4 XRES

### Table 11-15. XRES DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vih	Input voltage high threshold	CMOS Input, PRT[x]CTL = 0	0.7 × Vddio	-	-	V
Vil	Input voltage low threshold	CMOS Input, PRT[x]CTL = 0	-	-	$0.3 \times Vddio$	V
Rpullup	Pull up resistor		4	5.6	8	kΩ
Cin	Input capacitance <sup>[5]</sup>		-	3	-	pF
Vh	Input voltage hysteresis (Schmitt-Trigger) <sup>[5]</sup>		-	100	-	mV
Idiode	Current through protection diode to Vddio and Vssio		-	-	100	μΑ

### Table 11-16. XRES AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Treset	Reset pulse width		1	-	1	μs

Document Number: 001-11729 Rev. \*G Page 66 of 91



### 11.5 Analog Peripherals

Specifications are valid for  $-40^{\circ}C \le Ta \le 85^{\circ}C$  and  $Tj \le 100^{\circ}C$ , except where noted. Specifications are valid for 1.71V to 5.5V, except where noted.

### 11.5.1 Opamp

### Table 11-17. Opamp DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vioff	Input offset voltage		-	-	2	mV
Vioff	Input offset voltage	T = 25 °C	-	0.5	-	mV
TCVos	Input offset voltage drift with temperature		-	12	-	μν/°C
Ge1	Gain error, unity gain buffer mode	Rload = 1 k $\Omega$	-	-	0.1	%
	Quiescent current		-	900	-	μΑ
Vi	Input voltage range		Vssa	-	Vdda	mV
Vo	Output voltage range	Output load = 1 mA	Vssa + 50	-	Vdda - 50	mV
lout	Output current	Output voltage is between Vssa +500 mV and Vdda -500 mV, and Vdda > 2.7V	25	-	-	mA
lout	Output current	Output voltage is between Vssa +500 mV and Vdda -500 mV, and Vdda > 1.7V and Vdda < 2.7V	16	-	-	mA
CMRR	Common mode rejection ratio <sup>[5]</sup>		70	-	-	dB

### Table 11-18. Opamp AC Specifications

Parameter		Conditions	Min	Тур	Max	Units
GBW	Gain BW <sup>[5]</sup>	100 mV pk-pk, load capacitance 200 pF	3	-	-	MHz
Tslew	Slew rate <sup>[5]</sup>	Load capacitance 200 pF	3	-	-	V/µs
	Input noise density <sup>[5]</sup>		-	38	-	nv/ sqrtHz

### 11.5.2 Delta-Sigma ADC

### Table 11-19. 20-Bit Delta-Sigma ADC DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Resolution <sup>[5]</sup>		8	-	20	bits
	Number of channels - single ended		-	-	No. of GPIO	
	Number of channels - differential	Differential pair is formed using a pair of GPIOs	-	-	No. of GPIO/2	
	Monotonicity <sup>[5]</sup>		Yes	-	-	
	Gain error		-	-	±0.2	%
	Input offset voltage		-	-	±0.1	mV
	Current consumption					
	48 ksps, 16-Bit Mode <sup>[5]</sup>	High power mode, ADC clock = 3.072 MHz	-	1	3.4	mA
	192 ksps, 12-Bit Mode <sup>[5]</sup>	High power mode, ADC clock = 6.144 MHz	-	-	3.75	mA
		Medium power mode	-	-	2.72	mA
		Low power mode		-	2.56	mA
	Input voltage range - single ended[5]		Vssa	-	Vdda	V
	Input voltage range - differential <sup>[5]</sup>		Vssa	-	Vdda	V
	Input voltage range - differential (buffered) <sup>[5]</sup>		Vssa		Vdda - 1	V



**PSoC3: CY8C38 Family Data Sheet** 

### Table 11-19. 20-Bit Delta-Sigma ADC DC Specifications (continued)

Parameter	Description	Conditions	Min	Тур	Max	Units
	Input resistance <sup>[5]</sup>	Input buffer used	10	-	-	MΩ
THD	Total harmonic distortion <sup>[5]</sup>	Input buffer used	-	-	0.0032	%

### Table 11-20. 20-Bit Delta-Sigma ADC AC Specifications

Description	Conditions	Min	Тур	Max	Units
Startup time <sup>[5]</sup>		-	-	4	samples
Power supply rejection ratio <sup>[5]</sup>	Input buffer used	90	-	-	dB
Common mode rejection ratio <sup>[5]</sup>	Input buffer used	90	-	-	dB
20-Bit Resolution Mode		<b>"</b>	•		•
Sample rate <sup>[5]</sup>	ADC clock = 3.072 MHz, continuous sample mode	-	-	180	sps
Signal-to-noise ratio (SNR) <sup>[5]</sup>	Vdda ≥ 2.7V	110	-	-	dB
Input bandwidth <sup>[5]</sup>		-	40	-	Hz
Integral non linearity <sup>[5]</sup>	Vdda ≥ 2.7V	-	-	16	LSB
Differential non linearity <sup>[5]</sup>	Vdda ≥ 2.7V	-	-	1	LSB
16-Bit Resolution Mode	<u> </u>	<b>'</b>			•
Sample rate <sup>[5]</sup>	ADC clock = 3.072 MHz, continuous sample mode	-	-	48	ksps
Signal-to-noise ratio (SNR) <sup>[5]</sup>	Vdda ≥ 2.7V	90	-	-	dB
Input bandwidth <sup>[5]</sup>		-	11	-	kHz
Integral non linearity <sup>[5]</sup>	Vdda ≥ 2.7V	-	-	1	LSB
Differential non linearity <sup>[5]</sup>	Vdda ≥ 2.7V	-	-	1	LSB
12-Bit Resolution Mode		<b>'</b>	•		•
Sample rate	ADC clock = 6.144 MHz, continuous sample mode	-	-	192	ksps
Signal-to-noise ratio (SNR)	Vdda ≥ 2.7V	70	-	-	dB
Input bandwidth <sup>[5]</sup>		-	44	-	kHz
Integral non linearity <sup>[5]</sup>	Vdda ≥ 2.7V	-	-	1	LSB
Differential non linearity <sup>[5]</sup>	Vdda ≥ 2.7V	-	-	1	LSB
	Startup time <sup>[5]</sup> Power supply rejection ratio <sup>[5]</sup> Common mode rejection ratio <sup>[5]</sup> 20-Bit Resolution Mode Sample rate <sup>[5]</sup> Signal-to-noise ratio (SNR) <sup>[5]</sup> Input bandwidth <sup>[5]</sup> Integral non linearity <sup>[5]</sup> Differential non linearity <sup>[5]</sup> 16-Bit Resolution Mode Sample rate <sup>[5]</sup> Signal-to-noise ratio (SNR) <sup>[5]</sup> Input bandwidth <sup>[5]</sup> Integral non linearity <sup>[5]</sup> Differential non linearity <sup>[5]</sup> 12-Bit Resolution Mode Sample rate Signal-to-noise ratio (SNR) Input bandwidth <sup>[5]</sup> Integral non linearity <sup>[5]</sup> Integral non linearity <sup>[5]</sup> Input bandwidth <sup>[5]</sup> Input bandwidth <sup>[5]</sup> Input bandwidth <sup>[5]</sup>	Startup time <sup>[5]</sup> Power supply rejection ratio <sup>[5]</sup> Input buffer used  20-Bit Resolution Mode  Sample rate <sup>[5]</sup> Signal-to-noise ratio (SNR) <sup>[5]</sup> Integral non linearity <sup>[5]</sup> Input bandwidth <sup>[5]</sup> Input bandwidth <sup>[5]</sup> ADC clock = 3.072 MHz, continuous sample mode  Signal-to-noise ratio (SNR) <sup>[5]</sup> Vdda $\geq 2.7V$ Input bandwidtn Mode  Sample rate <sup>[5]</sup> Vdda $\geq 2.7V$ 16-Bit Resolution Mode  Sample rate <sup>[5]</sup> ADC clock = 3.072 MHz, continuous sample mode  Signal-to-noise ratio (SNR) <sup>[5]</sup> Vdda $\geq 2.7V$ Input bandwidth <sup>[5]</sup> Integral non linearity <sup>[5]</sup> Vdda $\geq 2.7V$ Differential non linearity <sup>[5]</sup> Vdda $\geq 2.7V$ 12-Bit Resolution Mode  Sample rate  ADC clock = 6.144 MHz, continuous sample mode  Signal-to-noise ratio (SNR)  Vdda $\geq 2.7V$ Input bandwidth <sup>[5]</sup> Integral non linearity <sup>[5]</sup> Vdda $\geq 2.7V$ Input bandwidth <sup>[5]</sup> Integral non linearity <sup>[5]</sup> Vdda $\geq 2.7V$	Startup time <sup>[5]</sup> - Power supply rejection ratio <sup>[5]</sup> Input buffer used 90   Common mode rejection ratio <sup>[5]</sup> Input buffer used 90 <b>20-Bit Resolution Mode</b> Sample rate <sup>[5]</sup> ADC clock = 3.072 MHz, continuous sample mode   Signal-to-noise ratio (SNR) <sup>[5]</sup> Vdda $\geq$ 2.7V 110   Input bandwidth <sup>[5]</sup> - Integral non linearity <sup>[5]</sup> Vdda $\geq$ 2.7V - Differential non linearity <sup>[5]</sup> Vdda $\geq$ 2.7V - The sample rate <sup>[5]</sup> ADC clock = 3.072 MHz, continuous sample mode   Sample rate <sup>[5]</sup> ADC clock = 3.072 MHz, continuous sample mode   Signal-to-noise ratio (SNR) <sup>[5]</sup> Vdda $\geq$ 2.7V 90   Input bandwidth <sup>[5]</sup> - Integral non linearity <sup>[5]</sup> Vdda $\geq$ 2.7V - Differential non linearity <sup>[5]</sup> Vdda $\geq$ 2.7V - Sifferential non linearity <sup>[5]</sup> Power non-sifferential non linearit	Startup time <sup>[5]</sup>	Startup time $^{[5]}$



### Table 11-21. 12-Bit Delta-Sigma ADC DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Resolution <sup>[5]</sup>		8	-	12	bits
	Number of channels - single ended		-	-	No. of GPIO	
	Number of channels - differential	Differential pair is formed using a pair of GPIOs	-	-	No. of GPIO/2	
	Monotonicity <sup>[5]</sup>		Yes	-	-	
	Gain error		-	-	±0.2	%
	Input offset voltage		-	-	±0.1	mV
	Current consumption	192 ksps, 12-bit mode, ADC clock = 6.144 MHz <sup>[5]</sup>	-	-	3.75	mA
	Input voltage range - single ended <sup>[5]</sup>		Vssa	-	Vdda	V
	Input voltage range - differential <sup>[5]</sup>		Vssa	-	Vdda	V
	Input voltage range - differential (buffered) <sup>[5]</sup>		Vssa		Vdda - 1	V
	Input resistance <sup>[5]</sup>	Input buffer used	10	-	-	$M\Omega$
THD	Total harmonic distortion <sup>[5]</sup>	Input buffer used	-	-	0.0032	%

### Table 11-22. 12-Bit Delta-Sigma ADC AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Startup time <sup>[5]</sup>		-	-	4	samples
PSRR	Power supply rejection ratio <sup>[5]</sup>	Input buffer used	90	-	-	dB
CMRR	Common mode rejection ratio <sup>[5]</sup>	Input buffer used	90	-	-	dB
	Sample rate	ADC clock = 6.144 MHz, continuous sample mode	-	-	192	ksps
SNR	Signal-to-noise ratio (SNR)	Vdda ≥ 2.7V	70	-	-	dB
	Input bandwidth <sup>[5]</sup>		-	44	-	kHz
INL	Integral non linearity <sup>[5]</sup>	Vdda ≥ 2.7V	-	-	1	LSB
DNL	Differential non linearity <sup>[5]</sup>	Vdda ≥ 2.7V	-	-	1	LSB

### 11.5.3 Voltage Reference

### Table 11-23. Voltage Reference Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vref	Precision reference		1.023	1.024	1.025	V
			(-0.1%)		(+0.1%)	

### 11.5.4 Analog Globals

### Table 11-24. Analog Globals Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Tsettling		Zsource is the impedance of the source driving the GPIO pads	-	0.09603× Zsource + 40.3		ns



### 11.5.5 Comparator

### Table 11-25. Comparator DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Input offset voltage in fast mode		-	-	±4	mV
Voff	Input offset voltage in slow mode		-	-	±3	mV
VOII	Input offset voltage in ultra low power mode		-	-	12.5	mV
Vioff	Input offset voltage with custom trim in fast mode <sup>[8]</sup>		-	±0.5	±2	mV
VIOII	Input offset voltage with custom trim in slow mode <sup>[8]</sup>		-	-	±1	mV
Vhyst	Hysteresis in hysteresis mode		-	11	-	mV
Vicm	Input common mode voltage		0	-	Vdda	V
CMRR	Common mode rejection ratio		55	-	-	dB
Icmp	High current mode/fast mode <sup>[5]</sup>		-	400	-	μA
	Low current mode/slow mode <sup>[5]</sup>		-	100	-	μΑ
	Ultra low power mode <sup>[5]</sup>		-	6	-	μΑ
Zcmp	Input impedance of comparator <sup>[5]</sup>		35	-	-	MΩ

### Table 11-26. Comparator AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Response time, high current mode <sup>[5]</sup>	50 mV overdrive	-	-	30	ns
Tresp	Response time, low current mode <sup>[5]</sup>	50 mV overdrive	-	-	100	ns
	Response time, ultra low power mode <sup>[5]</sup>	200 mV overdrive	-	-	55	μs

### 11.5.6 IDAC

### Table 11-27. IDAC (Current Digital-to-Analog Converter) DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units		
	Output current							
lout	High <sup>[5]</sup>	Code = 255	-	2.04	-	mA		
lout	Medium <sup>[5]</sup>	Code = 255	-	255	-	μΑ		
	Low <sup>[5]</sup>	Code = 255	-	31.875	-	μA		
INL	Integral non linearity	RL 600Ω, CL=20 pF	-	-	±1	LSB		
DNL	Differential non linearity	RL 600Ω, CL=20 pF	-	-	±0.5	LSB		
Ezs	Zero scale error		-	0	±1	LSB		
Eg	Gain error		-	-	0.6	%		
IDAC_ICC	DAC current low speed mode <sup>[5]</sup>	DAC = 0 measured	-	25	100	μA		
IDAC_ICC	DAC current high speed mode <sup>[5]</sup>	DAC = 0 measured	-	25	400	μΑ		

<sup>8.</sup> The recommended procedure for using a custom trim value for the on-chip comparators can be found in the TRM.



### Table 11-28. IDAC (Current Digital-to-Analog Converter) AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Fdac	Update rate		-	-	8	Msps
Tsettle	Settling time to 0.5LSB	Full scale transition, $600\Omega$ load				
	Fast mode	Independent of IDAC range setting (lout)	-	-	100	ns
	Slow mode	Independent of IDAC range setting (lout)	-	-	1000	ns

### 11.5.7 VDAC

### Table 11-29. VDAC (Voltage Digital-to-Analog Converter) DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units	
	Output resistance <sup>[5]</sup>						
Rout	High	Vout = 4V	-	16	-	kΩ	
	Low	Vout = 1V	-	4	-	kΩ	
Vout	Output voltage range <sup>[5]</sup>		<u>.</u>				
	High	Code = 255, Vdda ≥ 5V	-	4	-	V	
	Low	Code = 255	-	1	-	V	
INL	Integral non linearity	RL 600Ω, CL=20 pF	-	-	±1.6	LSB	
DNL	Differential non linearity	RL 600Ω, CL=20 pF	-	-	±1	LSB	
Ezs	Zero scale error		-	-	±1	LSB	
Eg	Gain error		-	-	0.6	%	
Idd - VDAC	DAC supply current <sup>[5]</sup>	Code = 0	-	100	-	μΑ	

### Table 11-30. VDAC (Voltage Digital-to-Analog Converter) AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Fdac	Update rate <sup>[5]</sup>	1V mode	-	-	1	Msps
	Update rate <sup>[5]</sup>	4V mode			250	Ksps
Tsettle	Settling time to 0.5LSB <sup>[5]</sup>					
	High <sup>[5]</sup>	Vout = 4V	-	-	4000	ns
	Low <sup>[5]</sup>	Vout = 1V	-	-	1000	ns



#### 11.5.8 Discrete Time Mixer

The discrete time mixer is used for modulating (shifting signals in frequency down) where the output frequency of the mixer is equal to the difference of the input frequency and the local oscillator frequency. The discrete time mixer is created using a SC/CT Analog Block, see the Mixer component data sheet in PSoC Creator for full AC/DC specifications, and APIs and example code.

Table 11-31. Discrete Time Mixer DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Analog input noise injection (RMS)	1 MHz clock rate	-	10	-	μV
		4 MHz clock rate	-	30	-	μV
	Input voltage <sup>[9]</sup>		Vssa	-	Vdda	V
	Input offset voltage		-	-	10	mV
	Quiescent current		-	900	-	μA

#### Table 11-32. Discrete Time Mixer AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
LO	Local oscillator frequency <sup>[5]</sup>		0	-	4	MHz
	Input signal frequency for down mixing <sup>[5]</sup>		0	-	14	MHz

#### 11.5.9 Continuous Time Mixer

The continuous time mixer is used for modulating (shift) frequencies up or down, to a limit of 1.0 MHz. The continuous time mixer is created using a SC/CT Analog Block, see the Mixer component data sheet in PSoC Creator for full AC/DC specifications, and APIs and example code.

Table 11-33. Continuous Time Mixer DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Analog input noise injection (RMS)	No input signal	-	-	10	μV
	Input voltage <sup>[9]</sup>		Vssa	-	Vdda	V
	Input offset voltage		-	-	10	mV
	Quiescent current		-	900	-	μΑ

#### Table 11-34. Continuous Time Mixer AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
LO	Local oscillator frequency <sup>[5]</sup>		-	-	1	MHz
	Input signal frequency <sup>[5]</sup>		-	-	1	MHz

### Note

Document Number: 001-11729 Rev. \*G Page 72 of 91

<sup>9.</sup> Bandwidth is guaranteed for input common mode between 0.3V and Vdda-1.2V and for output that is between 0.05V and Vdda-0.05V.



## 11.5.10 Transimpedance Amplifier

The TIA is created using a SC/CT Analog Block, see the TIA component data sheet in PSoC Creator for full AC/DC specifications, and APIs and example code.

Table 11-35. Transimpedance Amplifier (TIA) DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units			
Vioff	Input offset voltage		-	-	10	mV			
- I	Conversion resistance <sup>[10]</sup>								
	R = 20K	40 pF load	-20	-	+30	%			
	R = 30K	40 pF load	-20	-	+30	%			
	R = 40K	40 pF load	-20	-	+30	%			
Rconv	R = 80K	40 pF load	-20	-	+30	%			
	R = 120K	40 pF load	-20	-	+30	%			
	R = 250K	40 pF load	-20	-	+30	%			
	R= 500K	40 pF load	-20	-	+30	%			
	R = 1M	40 pF load	-20	-	+30	%			
	Quiescent current		-	900	-	μΑ			

Table 11-36. Transimpedance Amplifier (TIA) AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Input bandwidth (-3 dB) - 20 pF load <sup>[9]</sup>					
	R = 20K		1800	-	-	kHz
	R = 120K		330	-	-	kHz
	R = 1M		47	-	-	kHz
	Input bandwidth (3 dB) - 40 pF load					
	R = 20K		1500	-	-	kHz
	R = 120K		300	-	-	kHz
	R = 1M		46	-	-	kHz

Document Number: 001-11729 Rev. \*G Page 73 of 91

<sup>10.</sup> Conversion resistance values are not calibrated. Calibrated values and details about calibration are provided in PSoC Creator component data sheets. External precision resistors can also be used.



## 11.5.11 Programmable Gain Amplifier

The PGA is created using a SC/CT Analog Block, see the PGA component data sheet in PSoC Creator for full AC/DC specifications, and APIs and example code.

Table 11-37. PGA DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vos	Input offset voltage <sup>[5]</sup>		-	-	10	mV
DeltaV/DeltaTa	Input offset voltage drift <sup>[5]</sup>		-	±30		μV/°C
	Output current source capability <sup>[5]</sup>	Drive setting 3, Vdda = 1.71V	-	-	250	μA
PSRR	Power supply rejection ratio <sup>[5]</sup>	100 kHz	69	-	-	dB
		1 MHz	38	-	-	dB
Zin	Input impedance <sup>[5]</sup>	For non inverting inputs	35	-	-	MΩ
	Gain Error <sup>[5]</sup>	Non inverting follower mode			•	•
Ge1	Gain = 1	Rin of 40K	-	-	±0.15	%
Ge2	Gain = 2	Rin of 40K			±1	%
Ge4	Gain = 4	Rin of 40K	-	-	±1.03	%
Ge8	Gain = 8	Rin of 40K	-	-	±1.23	%
Ge16	Gain = 16	Rin of 40K	-	-	±2.5	%
Ge32	Gain = 32	Rin of 40K	-	-	±5	%
Ge50	Gain = 50	Rin of 40K	-	-	±5	%
Vonl	DC output non linearity G = 1 <sup>[5]</sup>		-	-	0.01	% of FSR
Voh, Vol	Output voltage swing		Vssa + 0.15	-	Vdda - 0.15	V
	Quiescent current <sup>[5]</sup>		-	-	1.65	mA

Table 11-38. PGA AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units		
	-3 db Bandwidth <sup>[5]</sup>			•		•		
BW1	Gain = 1	Vdda = 1.71V, Vin common mode between 300 mV and Vdda - 1.2V	7	-	-	MHz		
BW24	Gain = 24	Vdda = 1.71V, Vin common mode between 300 mV and Vdda - 1.2V	360	-	-	kHz		
BW48	Gain = 48	Vdda = 1.71V, Vin common mode between 300 mV and Vdda - 1.2V	215	-	-	kHz		
	Slew Rate <sup>[5]</sup>			•		•		
SR1	Gain = 1	Vdda = 1.71V 5% to 90% FS output	3	-	-	V/µs		
SR24	Gain = 24	RC limited	0.5	-	-	V/µs		
SR48	Gain = 48	RC limited	0.5	-	-	V/µs		
	Input Noise Voltage Density <sup>[5]</sup>							
eni1	Gain = 1	10 kHz	-	38	-	nV/sqrtHz		
eni24	Gain = 24	10 kHz	-	38	-	nV/sqrtHz		
eni48	Gain = 48	10 kHz	-	38	-	nV/sqrtHz		



## 11.5.12 Unity Gain Buffer

The Unity Gain Buffer is created using a SC/CT Analog Block. See the Unity Gain Buffer component data sheet in PSoC Creator for full AC/DC specifications, and APIs and example code.

Table 11-39. Unity Gain Buffer DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vos	Input offset voltage <sup>[5]</sup>		-	-	10	mV
	Offset voltage drift		-	-	30	μν/°C
	Input voltage range		Vssa	-	Vdda	V
	Output voltage range		Vssa - 0.15	-	Vdda - 1.5	V
	Output current source capability <sup>[5]</sup>	Drive setting 3, Vdda = 1.71V	-	-	250	μΑ
	Quiescent current		-	900	-	μΑ

#### Table 11-40. Unity Gain Buffer AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Bandwidth <sup>[5, 9]</sup>	Vdda = 1.71V, input common mode between 300 mV and Vdda - 1.2V	7	-	-	MHz
	Slew rate <sup>[5]</sup>	Vdda = 1.71V 5% to 90% FS output, CL = 50 pF	3	-	-	V/µs
	Input noise spectral density <sup>[5]</sup>		1	38	-	nV/sqrtHz

#### 11.5.13 Temperature Sensor

### **Table 11-41. Temperature Sensor Specifications**

Parameter	Description	Conditions	Min	Тур	Max	Units
	Temp sensor accuracy	-40 to +140 range	-	±5	-	°C

#### 11.5.14 LCD Direct Drive

### Table 11-42. LCD Direct Drive DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units		
Icc	LCD operating current	32x4 segment display at 30 Hz. Segment capacitance is < 500 pF <sup>[12]</sup> .	-	15	-	μА		
V <sub>bias</sub>	LCD bias range	Vdda must be 3V or higher	2.048	-	5.325	V		
	LCD bias step size		-	25.8	-	mV		
	LCD capacitance per segment/common driver	Drivers may be combined	-	500	5000	pF		
	Long term segment offset		-	-	10	mV		
	lout per segment driver				l	1		
	Strong drive		120	160	200	μA		
	Weak drive		-	0.5	-	μA		
	Weak drive 2			1		μΑ		
	Icc per segment driver							
	Strong drive		220	260	300	μA		
	Weak drive		-	11	-	μΑ		
	Weak drive 2		-	22	-	μA		
	No drive		-	<25	-	nA		

Document Number: 001-11729 Rev. \*G Page 75 of 91



## Table 11-42. LCD Direct Drive DC Specifications (continued)

Parameter	Description	Conditions	Min	Тур	Max	Units
	Static (1 common)		•	•		
Icc <sub>LCD</sub>	LCD system operating current	Vbias = 5V Number of LCD pins: 33 (32x1) Number of segments: 32 <sup>[11]</sup>	-	12	-	μA
Icc <sub>LCD</sub>	LCD system operating current	Vbias = 3V Number of LCD pins: 33 (32x1) Number of segments: 32 <sup>[11]</sup>	-	10	-	μA
	1/4 duty (4 commons)	·				•
Icc <sub>LCD</sub>	LCD system operating current	Vbias = 5V Number of LCD pins: 36 (32x4) Number of segments: 128 <sup>[11]</sup>	-	24	-	μА
Icc <sub>LCD</sub>	LCD system operating current	Vbias = 3V Number of LCD pins: 36 (32x4) Number of segments: 128 <sup>[11]</sup>	-	21	-	μA
	1/16 duty (16 commons)	•	1	•		
Icc <sub>LCD</sub>	LCD system operating current	Vbias = 5V Number of LCD pins: 48 (32x16) Number of segments: 512 <sup>[11]</sup>	-	93	-	μА
Icc <sub>LCD</sub>	LCD system operating current	Vbias = 3V Number of LCD pins: 48 (32x16) Number of segments: 512 <sup>[11]</sup>	-	83	-	μA

#### Table 11-43. LCD Direct Drive AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
$f_{LCD}$	LCD frame rate		10	50	150	Hz

#### Notes

Document Number: 001-11729 Rev. \*G Page 76 of 91

<sup>11.</sup> Additional conditions: All segments on; 2000 pF glass capacitance; Type A waveform; 50 Hz LCD refresh rate; Operating temperature = 25°C; Boost converter not used. 12. Connecting an actual LCD display increases the current consumption based on the size of the LCD glass.



## 11.6 Digital Peripherals

Specifications are valid for  $-40^{\circ}C \le Ta \le 85^{\circ}C$  and  $Tj \le 100^{\circ}C$ , except where noted. Specifications are valid for 1.71V to 5.5V, except where noted.

#### 11.6.1 Timer

## Table 11-44. Timer DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	16-bit timer, at listed input clock frequency				μA
	3 MHz		-	8	-	μA
	12 MHz		-	30	-	μA
	48 MHz		-	120	-	μA
	67 MHz		-	165	-	μA

### Table 11-45. Timer AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency		DC	-	67	MHz
	Capture pulse width (Internal)		15	-	-	ns
	Capture pulse width (external)		30	-	-	ns
	Timer resolution		15	-	-	ns
	Enable pulse width		15	-	-	ns
	Enable pulse width (external)		30	-	-	ns
	Reset pulse width		15	-	-	ns
	Reset pulse width (external)		30	-	-	ns

#### 11.6.2 Counter

### Table 11-46. Counter DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	16-bit counter, at listed input clock frequency				μA
	3 MHz		-	8	-	μΑ
	12 MHz		-	30	-	μΑ
	48 MHz		-	120	-	μA
	67 MHz		-	165	-	μA

#### Table 11-47. Counter AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency		DC	-	67	MHz
	Capture pulse		15	-	-	ns
	Resolution		15	-	-	ns
	Pulse width		15	-	-	ns
	Pulse width (external)		30			ns
	Enable pulse width		15	-	-	ns
	Enable pulse width (external)		30	-	-	ns
	Reset pulse width		15	-	-	ns
	Reset pulse width (external)		30	-	-	ns

Document Number: 001-11729 Rev. \*G Page 77 of 91



#### 11.6.3 Pulse Width Modulation

#### Table 11-48. PWM DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	16-bit PWM, at listed input clock frequency				μA
	3 MHz		-	8	-	μA
	12 MHz		-	30	-	μA
	48 MHz		-	120	-	μA
	67 MHz		-	165	-	μΑ

## Table 11-49. Pulse Width Modulation (PWM) AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating frequency		DC	-	67	MHz
	Pulse width		15	-	-	ns
	Pulse width (external)		30			ns
	Kill pulse width		15	-	-	ns
	Kill pulse width (external)		30			ns
	Enable pulse width		15	-	-	ns
	Enable pulse width (external)		30	-	-	ns
	Reset pulse width		15	-	-	ns
	Reset pulse width (external)		30	-	-	ns

## 11.6.4 <sup>2</sup>C

## Table 11-50. Fixed I<sup>2</sup>C DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	Enabled, configured for 100 kbps	-	-	64	μΑ
		Enabled, configured for 400 kbps	-	-	74	μΑ
		Wake from sleep mode	-	-	TBD	μΑ

## Table 11-51. Fixed I<sup>2</sup>C AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Bit rate		-	1	400	Kbps

# 11.6.5 Controller Area Network [13]

#### Table 11-52. CAN DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Block current consumption	500 kbps	-	-	285	μΑ
		1 Mbps	-	-	330	μΑ

13. Refer to ISO 11898 specification for details.

Document Number: 001-11729 Rev. \*G Page 78 of 91



## Table 11-53. CAN AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Bit rate	Minimum 8 MHz clock	-	-	1	Mbit

## 11.6.6 Digital Filter Block

## Table 11-54. DFB DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	DFB operating current	64-tap FIR at Fdfb				
		100 kHz (1.3 ksps)	-	-	0.031	mA
		500 kHz (6.7 ksps)	-	-	0.156	mA
		1 MHz (13.4 ksps)	-	-	0.312	mA
		10 MHz (134 ksps)	-	-	3.1	mA
		48 MHz (644 ksps)	-	-	14.9	mA
		67 MHz (900 ksps)	-	-	20.9	mA

#### Table 11-55. DFB AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Fdfb	DFB operating frequency		DC	-	BUSCLK	MHz

## 11.6.7 USB

## Table 11-56. USB DC Specifications

ĺ	Parameter	Description	Conditions	Min	Тур	Max	Units
		Operating current	USB enabled bus idle	-	86.0	-	mA



## 11.7 Memory

Specifications are valid for -40°C  $\leq$  Ta  $\leq$  85°C and Tj  $\leq$  100°C, except where noted. Specifications are valid for 1.71V to 5.5V, except where noted.

11.7.1 Flash

## Table 11-57. Flash DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Erase and program voltage	Vddd pin	1.71	-	5.5	V

#### Table 11-58. Flash AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Twrite	Block write time (erase + program)		-	-	15	ms
Terase	Block erase time		-	-	10	ms
	Block program time		-	-	5	ms
Tbulk	Bulk erase time (16 KB to 64 KB) <sup>[14]</sup>		-	-	20	ms
	Sector erase time (8 KB to 16 KB) <sup>[14]</sup>		-	-	15	ms
	Total device program time (including JTAG, etc.)		-	-	5	seconds
	Flash endurance		100k	-	-	program/ erase cycles
	Flash data retention time	Retention period measured from last erase cycle	20	-	-	years

#### 11.7.2 EEPROM

#### Table 11-59. EEPROM DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Erase and program voltage		1.71	-	5.5	V

#### Table 11-60. EEPROM AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Twrite	Single byte erase/write cycle time		-	2	15	ms
	EEPROM endurance		1M	-	1	program/ erase cycles
	EEPROM data retention time	Retention period measured from last erase cycle (up to 100K cycles)	20	-	-	years

## 11.7.3 Nonvolatile Latches (NVL))

#### Table 11-61. NVL DC Specifications

Paramete	Description	Conditions	Min	Тур	Max	Units
	Erase and program voltage	Vddd pin	1.71	-	5.5	V

14. ECC not included

Document Number: 001-11729 Rev. \*G Page 80 of 91



## Table 11-62. NVL AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	NVL endurance	Programmed at 25 °C	10K	-	-	program/ erase cycles
	NVL data retention time	Programmed at 25 °C	20	-	-	years

#### 11.7.4 SRAM

## Table 11-63. SRAM DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vsram	SRAM retention voltage		1.2	-	-	V

## Table 11-64. SRAM AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Fsram	SRAM operating frequency		DC	-	67	MHz

#### 11.7.5 External Memory Interface

## Table 11-65. External Memory Interface (EMIF) AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Bus frequency		-	-	33	MHz



## 11.8 PSoC System Resources

Specifications are valid for -40°C  $\leq$  Ta  $\leq$  85°C and Tj  $\leq$  100°C, except where noted. Specifications are valid for 1.71V to 5.5V, except where noted.

#### 11.8.1 POR with Brown Out

## Table 11-66. Power On Reset (POR) with Brown Out DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Imprecise POR (IPOR)		<u>'</u>	•	•	
	Rising trip voltage		0.8	-	1.45	V
	Falling trip voltage		0.75	-	1.4	V
	Hysteresis		50		300	mV
	Precise POR (PPOR)		<b>"</b>	I	l .	1
	Rising trip voltage		1.603	1.620	1.636	V
	Falling trip voltage		1.578	1.594	1.610	V
	Hibernate reset (HBR)		<b>"</b>	I	l .	1
	Trip voltage		1.2	-	-	V

### Table 11-67. Power On Reset (POR) with Brown Out AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
PPOR_TR	Response time		-	-	-	μs

#### 11.8.2 Voltage Monitors

## Table 11-68. Voltage Monitors DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
LVI	Trip Voltage					
	LVI_A/D_SEL[3:0] = 0000b		1.684	1.701	1.718	V
	LVI_A/D_SEL[3:0] = 0001b		1.933	1.953	1.972	V
	LVI_A/D_SEL[3:0] = 0010b		2.180	2.202	2.224	V
	LVI_A/D_SEL[3:0] = 0011b		2.428	2.453	2.47	V
	LVI_A/D_SEL[3:0] = 0100b		2.678	2.705	2.732	V
	LVI_A/D_SEL[3:0] = 0101b		2.925	2.954	2.984	V
	LVI_A/D_SEL[3:0] = 0110b		3.176	3.208	3.240	V
	LVI_A/D_SEL[3:0] = 0111b		3.421	3.456	3.490	V
	LVI_A/D_SEL[3:0] = 1000b		3.666	3.703	3.740	V
	LVI_A/D_SEL[3:0] = 1001b		3.914	3.954	3.993	V
	LVI_A/D_SEL[3:0] = 1010b		4.159	4.201	4.243	V
	LVI_A/D_SEL[3:0] = 1011b		4.407	4.451	4.496	V
	LVI_A/D_SEL[3:0] = 1100b		4.654	4.701	4.748	V
	LVI_A/D_SEL[3:0] = 1101b		4.929	4.979	5.029	V
	LVI_A/D_SEL[3:0] = 1110b		5.159	5.211	5.263	V
	LVI_A/D_SEL[3:0] = 1111b		5.410	5.465	5.520	V
HVI	Trip Voltage		5.688	5.745	5.803	V

## Table 11-69. Voltage Monitors AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Response time		-	-	1.00E+00	μs

Document Number: 001-11729 Rev. \*G Page 82 of 91

## 11.8.3 Interrupt Controller

## Table 11-70. Interrupt Controller AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Delay from Interrupt signal input to ISR code execution from main line code	Includes worse case completion of longest instruction DIV with 6 cycles	-	-	20	Tcy CPU
	Delay from Interrupt signal input to ISR code execution from ISR code	Includes worse case completion of longest instruction DIV with 6 cycles	-	-	20	Tcy CPU

#### 11.8.4 JTAG Interface

## Table 11-71. JTAG Interface AC Specifications<sup>[5]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
	TCK frequency		-	-	8	MHz
	TCK low		6.5	-	-	ns
	TCK high		5.5	-	-	ns
	TDI, TMS setup before TCK high		2	-	-	ns
	TDI, TMS hold after TCK high		3	-	-	ns
	TDO hold after TCK high		4	-	-	ns
	TCK low to TDO valid		4	16	-	ns
	TCK to device outputs valid		-	-	18	ns

#### 11.8.5 SWD Interface

## Table 11-72. SWD Interface AC Specifications<sup>[5]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
	SWDCLK frequency		-	-	8	MHz

### 11.8.6 SWV Interface

## Table 11-73. SWV Interface AC Specifications<sup>[5]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
	SWV mode SWV bit rate		-	-	33	Mbit



## 11.9 Clocking

Specifications are valid for -40°C  $\leq$  Ta  $\leq$  85°C and Tj  $\leq$  100°C, except where noted. Specifications are valid for 1.71V to 5.5V, except where noted.

#### 11.9.1 32 kHz External Crystal

## Table 11-74. 32 kHz External Crystal DC Specifications<sup>[5]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
Icc	Operating current	Low power mode	-	0.25	-	μΑ
CL	External crystal capacitance		-	6	-	pF
DL	Drive level		-	-	1	μW

## Table 11-75. 32 kHz External Crystal AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
F	Frequency		-	32.768	-	kHz
DC	Output duty cycle <sup>[5]</sup>		20	50	80	%
Ton	Startup time	High power mode	-	1	-	S

#### 11.9.2 Internal Main Oscillator

#### Table 11-76. IMO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Supply current					
	48 MHz		-	300	-	μA
	24 MHz - Non USB mode		-	160	-	μA
	24 MHz - USB mode	With oscillator locking to USB bus	-	500	-	μA
	12 MHz		-	100	-	μA
	6 MHz		-	80	-	μA
	3 MHz		-	70	-	μΑ

### Table 11-77. IMO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units			
	IMO frequency stability (with factory trim)								
	62.6 MHz		-7		7	%			
	48 MHz		-5		5	%			
Fimo	24 MHz - Non USB mode		-4		4	%			
FIIIIO	24 MHz - USB mode	With oscillator locking to USB bus	-0.25		0.25	%			
	12 MHz		-3		3	%			
	6 MHz		-2		2	%			
	3 MHz		-1		1	%			
	Startup time <sup>[5]</sup>	From enable (during normal system operation) or wakeup from low power state	-	-	10	μs			

## Table 11-77. IMO AC Specifications (continued)

Parameter	Description	Conditions	Min	Тур	Max	Units
Јр-р	Jitter (peak to peak) <sup>[5]</sup>					
	F = 24 MHz		-	0.9	-	ns
	F = 3 MHz		-	1.6	-	ns
	Jitter (long term) <sup>[5]</sup>			1	i.	1
Jperiod	F = 24 MHz		-	0.9	-	ns
	F = 3 MHz		-	12	-	ns

## 11.9.3 Internal Low Speed Oscillator

## Table 11-78. ILO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units	
Icc	and WDT	Fout = 1 kHz	-	0.3	-	μA	
		Fout = 32 kHz	-	0.5	-	μA	
		Fout = 100 kHz	-	0.6	-	μA	
	ILO frequencies (trimmed)						
	100 kHz		80	100	130	kHz	
	32 kHz		26	32	43	kHz	
Filo	1 kHz		0.75	1	1.65	kHz	
FIIO	ILO frequencies (untrimmed)						
	100 kHz		55	100	160	kHz	
	32 kHz		18	32	56	kHz	
1 kHz	1 kHz		0.55	1	1.75	kHz	

## Table 11-79. ILO AC Specifications<sup>[5]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
	Startup time	Turbo mode	-	0.1	3	ms
	Startup time	Non turbo mode, pd_mode = 0	-	0.6	2	ms
	Startup time	Non turbo mode, pd_mode = 1	-	0.8	17	ms
	Duty cycle		45	50	55	%

## 11.9.4 External Crystal Oscillator

## Table 11-80. ECO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
F	Crystal frequency range		4	-	33	MHz
DC	Duty cycle <sup>[5]</sup>		40	50	60	%
Јр-р	Jitter (peak to peak) <sup>[5]</sup>	SIO, GPIO	-	200	-	ps
Jperiod	Jitter (long term) <sup>[5]</sup>	SIO, GPIO	-	200	-	ps



## 11.9.5 External Clock Reference

# Table 11-81. External Clock Reference AC Specifications<sup>[5]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
	External frequency range		0	-	33	MHz
	Input duty cycle range	Measured at Vddio/2	30	50	70	%
	Input edge rate	Vil to Vih	0.1	-	-	V/ns

## 11.9.6 Phase-Locked Loop

## Table 11-82. PLL DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
ldd	PLL operating current	FREF = 3 MHz, FVCO=66 MHz	-	1920	-	μΑ
		FREF = 3 MHz, FVCO=24 MHz	-	560	-	μΑ

## Table 11-83. PLL AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units	
Fpllinpre	PLL prescaler input frequency		1	-	48	MHz	
Fpllin	PLL input frequency		1	-	3	MHz	
Fpllout	PLL output frequency		12	-	67	MHz	
	Lock time at startup		-	-	100	μs	
	Jitter (peak to peak) <sup>[5]</sup>		1	I.	l .	i.	
Jp-p	F = 67 MHz		-	-	351	ps	
	F = 24 MHz		-	-	500	ps	



## PSoC3: CY8C38 Family Data Sheet

## 12. Ordering Information

In addition to the features listed in Table 12-1, every CY8C38 device includes: a precision on-chip voltage reference, precision oscillators, Flash, ECC, DMA, a fixed function  $I^2C$ , 4 KB trace RAM, JTAG/SWD programming and debug, external memory interface, and more. In addition to these features, the flexible UDBs and Analog Subsection support a wide range of peripherals. To assist you in selecting the ideal part, PSoC Creator makes a part recommendation after you choose the components required by your application. All CY8C38 derivatives incorporate device and Flash security in user-selectable security levels; see TRM for details.

Table 12-1. CY8C386 Family with 67 MHz Single Cycle 8051

MCU Core							_						Dia	ital			I/O	[17]			
		IVIC	, 00		a)		Anal	Jy					Dig	ıldi			1/0				
Part Number	CPU Speed (MHz)	Flash (KB)	SRAM (KB)	EEPROM (B)	LCD Segment Drive	ADC	DAC	Comparator	SC/CT Analog Blocks <sup>[15]</sup>	Opamps	DFB	<b>UDBs</b> <sup>[16]</sup>	16-bit Timer/PWM	FS USB	CAN 2.0b	Total I/O	GPIO	OIS	USBIO	Package	JTAG ID <sup>[18]</sup>
32 KB Flash																					
CY8C3865LTI-014	67	32	4	1	~	20-bit Del-Sig	4	4	4	4	~	20	4	>	-	48	38	8	2	68-QFN	0x0E00E069
CY8C3865AXI-015	67	32	4	1	-	20-bit Del-Sig	4	4	4	4	~	20	4	~	-	72	62	8	2	100-TQFP	0x0E00F069
CY8C3865AXI-018	67	32	4	1	~	20-bit Del-Sig	4	4	4	4	~	20	4	•	-	70	62	8	0	100-TQFP	0x0E012069
CY8C3865AXI-019	67	32	4	1	~	20-bit Del-Sig	4	4	4	4	~	20	4	>	-	72	62	8	2	100-TQFP	0x0E013069
CY8C3865LTI-024	67	32	4	1	~	20-bit Del-Sig	4	4	4	4	~	20	4	-	-	46	38	8	0	68-QFN	0x0E018069
CY8C3865LTI-032	67	32	4	1	-	20-bit Del-Sig	4	4	4	4	~	20	4	~	-	48	38	8	2	68-QFN	0x0E020069
CY8C3865LTI-045	67	32	4	1	-	20-bit Del-Sig	4	4	4	4	~	20	4	-	-	46	38	8	0	68-QFN	0x0E02D069
CY8C3865PVI-051	67	32	4	1	-	20-bit Del-Sig	4	4	4	2	~	20	4	-	-	29	25	4	0	48-SSOP	0x0E033069
CY8C3865AXI-056	67	32	4	1	-	20-bit Del-Sig	4	4	4	4	~	20	4	-	-	70	62	8	0	100-TQFP	0x0E038069
CY8C3865PVI-060	67	32	4	1	~	20-bit Del-Sig	4	4	4	2	~	20	4	-	-	29	25	4	0	48-SSOP	0x0E03C069
CY8C3865PVI-063	67	32	4	1	~	20-bit Del-Sig	4	4	4	2	~	20	4	~	-	31	25	4	2	48-SSOP	0x0E03F069
64 KB Flash																				'	
CY8C3866PVI-005	67	64	8	2	-	20-bit Del-Sig	4	4	4	2	~	24	4	-	-	29	25	4	0	48-SSOP	0x0E005069
CY8C3866LTI-020	67	64	8	2	-	20-bit Del-Sig	4	4	4	4	~	24	4	-	-	46	38	8	0	68-QFN	0x0E014069
CY8C3866PVI-021	67	64	8	2	-	20-bit Del-Sig	4	4	4	2	~	24	4	>	-	31	25	4	2	48-SSOP	0x0E015069
CY8C3866LTI-023	67	64	8	2	-	20-bit Del-Sig	4	4	4	4	~	24	4	>	-	48	38	8	2	68-QFN	0x0E017069
CY8C3866LTI-029	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	24	4	-	-	46	38	8	0	68-QFN	0x0E01D069
CY8C3866LTI-030	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	24	4	>	-	48	38	8	2	68-QFN	0x0E01E069
CY8C3866AXI-033	67	64	8	2	-	20-bit Del-Sig	4	4	4	4	~	24	4	>	-	72	62	8	2	100-TQFP	0x0E021069
CY8C3866AXI-035	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	24	4	-	~	70	62	8	0	100-TQFP	0x0E023069
CY8C3866AXI-038	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	24	4	-	-	70	62	8	0	100-TQFP	0x0E026069
CY8C3866AXI-039	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	24	4	>	-	72	62	8	2	100-TQFP	0x0E027069
CY8C3866AXI-040	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	24	4	~	~	72	62	8	2	100-TQFP	0x0E028069
CY8C3866PVI-047	67	64	8	2	-	20-bit Del-Sig	4	4	4	2	~	24	4	-	~	29	25	4	0	48-SSOP	0x0E02F069
CY8C3866AXI-054	67	64	8	2	-	20-bit Del-Sig	4	4	4	4	~	24	4	-	-	70	62	8	0	100-TQFP	0x0E036069
CY8C3866AXI-055	67	64	8	2	-	20-bit Del-Sig	4	4	4	4	~	24	4	-	~	70	62	8	0	100-TQFP	0x0E037069
CY8C3866PVI-066	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	~	24	4	-	-	29	25	4	0	48-SSOP	0x0E042069
CY8C3866PVI-069	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	~	24	4	~	-	31	25	4	2	48-SSOP	0x0E045069
CY8C3866PVI-070	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	~	24	4	-	~	29	25	4	0	48-SSOP	0x0E046069

#### Notes


<sup>15.</sup> Analog blocks support a wide variety of functionality including TIA, PGA, and mixers. See Example Peripherals on page 32 for more information on how Analog Blocks

 <sup>16.</sup> UDBs support a wide variety of functionality including SPI, LIN, UART, timer, counter, PWM, PRS, and others. Individual functions may use a fraction of a UDB or multiple UDBs. Multiple functions can share a single UDB. See Example Peripherals on page 32 for more information on how UDBs may be used.
 17. The I/O Count includes all types of digital I/O: GPIO, SIO, and the two USB I/O. See I/O System and Routing on page 26 for details on the functionality of each of

<sup>18.</sup> The JTAG ID has three major fields. The most significant nibble (left digit) is the version, followed by a 2 byte part number and a 3 nibble manufacturer ID.

#### 12.1 Part Numbering Conventions

PSoC3 devices follow the part numbering convention described below. All fields are single character alphanumeric (0, 1, 2, ..., 9, A, B, ..., Z) unless stated otherwise.



### CY8Cabcdefg-xxx

- a: Architecture
  - □ 3: PSoC3
  - □ 5: PSoC5
- b: Family Group within Architecture
  - 8: CY8C38 family
  - □ 6: CY8C36 family
  - 4: CY8C34 family
- c: Speed Grade
  - 4: 48 MHz
  - 6: 67 MHz
- d: Flash Capacity
  - □ 4: 16 KB
  - □ 5: 32 KB
  - □ 6: 64 KB

- ef: Package Code
  - Two character alphanumeric
  - □ AX: TQFP
  - □ LT: QFN
  - □ PV: SSOP
- g: Temperature Range
  - □ C: commercial
  - □ I: industrial
  - A: automotive
- xxx: Peripheral Set
  - □ Three character numeric
  - No meaning is associated with these three characters.

All devices in the PSoC3 CY8C38 family comply to RoHS-6 specifications, demonstrating the commitment by Cypress to lead-free products. Lead (Pb) is an alloying element in solders that has resulted in environmental concerns due to potential toxicity. Cypress uses nickel-palladium-gold (NiPdAu) technology for the majority of leadframe-based packages.

A high level review of the Cypress Pb-free position is available on our website. Specific package information is also available. Package Material Declaration Datasheets (PMDDs) identify all substances contained within Cypress packages. PMDDs also confirm the absence of many banned substances. The information in the PMDDs will help Cypress customers plan for recycling or other "end of life" requirements.



# 13. Packaging

Table 13-1. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
Та	Operating ambient temperature		-40	25.00	85	°C
Tj	Operating junction temperature		-40	-	100	°C
Tja	Package θJA (48 SSOP)		-	37.61	-	°C/Watt
Tja	Package θJA (68 QFN)		-	14.42	-	°C/Watt
Tja	Package θJA (100 TQFP)		-	25.80	-	°C/Watt
Tjc	Package θJC (48 SSOP)		-	22.78	-	°C/Watt
Tjc	Package θJC (68 QFN)		-	17.71	-	°C/Watt
Tjc	Package θJC (100 TQFP)		-	7.85	-	°C/Watt
	Pb-Free assemblies (20s to 40s) - Sn-Ag-Cu solder paste reflow temperature		240		245	°C
	Pb-Free assemblies (20s to 40s) - Sn-Pb solder paste reflow temper- ature		215	-	225	°C

Figure 13-1. 48-Pin (300 mil) SSOP Package Outline






Figure 13-2. 68-Pin QFN 8x8 with 0.4 mm Pitch Package Outline (Sawn Version)





Figure 13-3. 100-Pin TQFP (14 x 14 x 1.4 mm) Package Outline



Document Number: 001-11729 Rev. \*G Page 90 of 91

## 14. Revision History

	on Title: PSo t Number: 00		amily Data	Sheet Programmable System-on-Chip™ (PSoC <sup>®</sup> )
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	571504	See ECN	HMT	New data sheet for new device Part Number family.
*A	754416	See ECN	HMT	Prepare Preliminary for PR1.
*B	2253366	See ECN	DSG	Prepare Preliminary2 for PR3total rewrite.
*C	2350209	See ECN	DSG	Minor change: Added "Confidential" watermark. Corrected typo on 68QFN pinout: pin 13 XREF to XRES.
*D	2481747	See ECN	SFV	Changed part numbers and data sheet title.
*E	2521877	See ECN	DSG	Prelim3 releaseextensive spec, writing, and formatting changes
*F	2660161	02/16/09	GDK	Reorganized content to be consistent with the TRM Added Xdata Space Access SFRs and DAC sections Updated Boost Converter section and Conversion Signals section Classified Ordering Information according to CPU speed; added information on security features and ROHS compliance Added a section on XRES Specifications under Electrical Specification Updated Analog Subsystem and CY8C35/55 Architecture block diagrams Updated Electrical Specifications Renamed CyDesigner as PSoC Creator
*G	2712468	05/29/09	MKEA	Updates to Electrical Specifications Added Analog Routing section Updates to Ordering Information table

## 15. Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

### **Products**

**PSoC** psoc.cypress.com Clocks & Buffers clocks.cypress.com Wireless wireless.cypress.com Memories memory.cypress.com **Image Sensors** image.cypress.com

© Cypress Semiconductor Corporation, 2006-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-11729 Rev. \*G Revised May 29, 2009 Page 91 of 91

CapSense™, PSoC3™, PSoC5™, PSoC Creator™, and Programmable System-on-Chip™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips.

ARM is a registered trademark, and Keil, and RealView are trademarks, of ARM Limited. All products and company names mentioned in this document may be the trademarks of their respective holders.