R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
VCFG1	VCFG0	CHS3 ⁽²⁾	CHS2 ⁽²⁾	CHS1 ⁽²⁾	CHS0 ⁽²⁾	GO/DONE	ADON
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as 'O'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7	VCFG1: Volta 1 = VREF- (AN 0 = AVSS	•	Configuration I	bit (VREF- sourc	e)		
bit 6	VCFG0: Volta 1 = VREF+ (Al 0 = AVDD	0	Configuration I	bit (VREF+ sour	ce)		
bit 5-2				1			
bit 1	When ADON	/D Conversion = <u>1:</u> ersion in progr					
bit 0)n bit erter module is erter module is					

REGISTER 20-1: ADCON0: A/D CONTROL REGISTER 0 (ACCESS FC2h)

REGISTER 20-2: ADCON1: A/D CONTROL REGISTER 1 (ACCESS FC1h)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADFM | ADCAL | ACQT2 | ACQT1 | ACQT0 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | - | | | | bit 0 |

R = Reada	able bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	ADFM: A 1 = Right 0 = Left ju			
bit 6	1 = Calibr	A/D Calibration bit ration is performed on next A al A/D Converter operation	A/D conversion	
bit 5-3	ACQT<2: 111 = 20 110 = 16 101 = 12 100 = 8 T 011 = 6 T 010 = 4 T 001 = 2 T 000 = 0 T	TAD TAD AD AD AD AD	elect bits	
bit 2-0	110 = FO 101 = FO 100 = FO	sc/16 sc/4 c (clock derived from A/D R(sc/32 sc/8		

REGISTER 20-3:	ANCON0: A/D PORT CONFIGURATION REGISTER 2 (BANKED F48h)
----------------	---

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7 ⁽¹⁾	PCFG6 ⁽¹⁾	PCFG5 ⁽¹⁾	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PCFG<7:0>: Analog Port Configuration bits (AN<7:0>)

1 = Pin configured as a digital port

0 = Pin configured as an analog channel - digital input disabled and reads '0'

Note 1: These bits are not implemented on 28-pin devices.

bit 7-0

REGISTER 20-4	ANCON1: A/D PORT CONFIGURATION REGISTER 1 (BANKED F49h)
KEOISTEK 20-4.	ANCONT. AD FORT CONTIONATION REDISTER T (DANKED 1 431)

R/W-0	r	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
VBGEN	—	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 7							bit 0

Legend:	r = Reserved		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

 bit 7
 VBGEN: 1.2V Band Gap Reference Enable bit

 1 = 1.2V band gap reference is powered on
 0 = 1.2V band gap reference is turned off to save power (if no other modules are requesting it)

 bit 6
 Reserved: Always maintain as '0' for lowest power consumption

 bit 5
 Unimplemented: Read as '0'

 bit 4-0
 PCFG<12:8>: Analog Port Configuration bits (AN<12:8>)

1 = Pin configured as a digital port

0 = Pin configured as an analog channel - digital input disabled and reads '0'