TABLE 2-3: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Typical Capacitor Values Tested:		
	Fleq	C1	C2	
HS	4 MHz	27 pF	27 pF	
	8 MHz	22 pF	22 pF	
	20 MHz	15 pF	15 pF	



These capacitors were tested with the crystals listed below for basic start-up and operation. These values are not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Crystals Used:
4 MHz
8 MHz
20 MHz



REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER (ACCESS FD3h)

					-	-	
R/W-0	R/W-1	R/W-1	R/W-0	R-1 ⁽¹⁾	U-1	R/W-0	R/W-0
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	—	SCS1	SCS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IDLEN: Idle Enable bit
	1 = Device enters Idle mode on SIEEP instruction
	0 = Device enters Sleep mode on SLEEP instruction
bit 6-4	IRCF<2:0>: Internal Oscillator Frequency Select bits
	111 = 8 MHz (INTOSC drives clock directly) 110 = 4 MHz ⁽²⁾
	101 = 2 MHz
	100 = 1 MHz
	011 = 500 kHz
	010 = 250 kHz
	001 = 125 kHz
	000 = 31 kHz (from either INTOSC/256 or INTRC directly) ⁽³⁾
bit 3	OSTS: Oscillator Start-up Time-out Status bit ⁽¹⁾
	 1 = Oscillator Start-up Timer time-out has expired; primary oscillator is running 0 = Oscillator Start-up Timer time-out is running; primary oscillator is not ready
bit 2	Unimplemented: Read as '1'
bit 1-0	SCS<1:0>: System Clock Select bits
	11 = Postscaled internal clock (INTRC/INTOSC derived) 10 = Reserved
	 01 = Timer1 oscillator 00 = Primary clock source (INTOSC postscaler output when FOSC<2:0> = 001 or 000) 00 = Primary clock source (CPU divider output for other values of FOSC<2:0>)

REGISTER 11-1: T0CON: TIMER0 CONTROL REGISTER (ACCESS FD5h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR00N	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	TMR0ON: Timer0 On/Off Control bit
DICT	1 = Enables Timer0
	0 = Stops Timer0
Lin C	T08BIT: Timer0 8-Bit/16-Bit Control bit
bit 6	
	1 = Timer0 is configured as an 8-bit timer/counter
	0 = Timer0 is configured as a 16-bit timer/counter
bit 5	T0CS: Timer0 Clock Source Select bit
	1 = Transition on T0CKI pin
	0 = Internal instruction cycle clock (CLKO)
bit 4	T0SE: Timer0 Source Edge Select bit
	1 = Increment on high-to-low transition on T0CKI pin
	0 = Increment on low-to-high transition on T0CKI pin
bit 3	PSA: Timer0 Prescaler Assignment bit
	1 = Timer0 prescaler is not assigned. Timer0 clock input bypasses prescaler.
	0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
bit 2-0	T0PS<2:0>: Timer0 Prescaler Select bits
	111 = 1:256 Prescale value
	110 = 1:128 Prescale value
	101 = 1:64 Prescale value
	100 = 1:32 Prescale value
	011 = 1:16 Prescale value
	010 = 1:8 Prescale value
	001 = 1:4 Prescale value
	000 = 1:2 Prescale value

REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER (ACCESS FF2h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMROIE	INTOIE	RBIE	TMROIF	INTOIF	RBIF ⁽¹⁾
bit 7 bit 0							

Legend:				
R = Readable	bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at l	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	When IPEN = 1 = Enables a 0 = Disables a When IPEN =	II unmasked interrupts all interrupts		
bit 6	0 = Disables a PEIE/GIEL: P <u>When IPEN =</u> 1 = Enables a 0 = Disables a <u>When IPEN =</u> 1 = Enables a	all interrupts 'eripheral Interrupt Enable b 0: Il unmasked peripheral inter all peripheral interrupts	rupts	
bit 5	1 = Enables t	R0 Overflow Interrupt Enable he TMR0 overflow interrupt the TMR0 overflow interrupt	bit	
bit 4	1 = Enables t	External Interrupt Enable bi he INT0 external interrupt the INT0 external interrupt	t	
bit 3	1 = Enables t	rt Change Interrupt Enable b he RB port change interrupt the RB port change interrupt		
bit 2	1 = TMR0 reg	R0 Overflow Interrupt Flag bi jister has overflowed (must b jister did not overflow		
bit 1	1 = The INTO	External Interrupt Flag bit external interrupt occurred (external interrupt did not oc	must be cleared in software) cur)
bit 0	1 = At least o	t Change Interrupt Flag bit ⁽¹ ne of the RB<7:4> pins char ne RB<7:4> pins have chang	ged state (must be cleared i	n software)

REGISTER 8-2:	INTCON2: INTERRUPT CONTROL REGISTER 2 (ACCESS FF1h)	

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP
bit 7							bit 0

Legend: R = Readable bit -n = Value at POR		W = Writable bit	U = Unimplemented bit, read as '0'	
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	RBPU: PORTB Pull-up Enable bit			
	1 = All PORTB pull-ups are disabled			
	0 = PORTB pull-ups are enabled by individual port latch values			
bit 6	INTEDG0: External Interrupt 0 Edge Select bit			
	1 = Interrupt on rising edge			
	0 = Interrupt on falling edge			
bit 5	INTEDG1: External Interrupt 1 Edge Select bit			
	1 = Interrupt on rising edge			
	0 = Interrupt on falling edge			
bit 4	INTEDG2: External Interrupt 2 Edge Select bit			
	1 = Interrupt on rising edge			
	0 = Interrupt on falling edge			
bit 3	INTEDG3: External Interrupt 3 Edge Select bit			
	1 = Interrupt on rising edge			
	0 = Inter	rrupt on falling edge		
bit 2	TMR0IP: TMR0 Overflow Interrupt Priority bit			
	1 = High			
	0 = Low priority			
bit 1	INT3IP: INT3 External Interrupt Priority bit			
	1 = High priority			
	0 = Low priority			
bit 0	RBIP: RB Port Change Interrupt Priority bit			
	1 = High	· · ·		
	0 = Low	priority		